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Editorial
Over the years during the 20th century every branch of Engineering and Applied Sciences has been
enriched and developed through continuous efforts, cultivation and contribution by academicians
and researchers. Through the passage of time many new areas emerged and developed to cater the
needs of modern technological advancements. The field first became an identifiable occupation in
the late nineteenth century with the commercialization of the electric telegraph and electrical power
supply. The field now covers a range of sub-disciplines including those that deal with power,
optoelectronics, digital electronics, analog electronics, artificial intelligence, control systems,
electronics, signal processing and telecommunications. In India there are number of factors which
led to the situation of energy crisis. In the 21st century Electrical & Electronics Engineering has
acquired a path breaking trend by making a swift in a number of cross functional disciplines like
Aircraft engineering, Health Science, Atomic Engineering, Agricultural Science, and Artificial
Intelligence. Still there remains a substantial relativity in both the disciplines which underscores
further extension of existing literature to augment the socio-economic relevancy of these two fields
of study. There has been sharp rise in the consumption of energy in India since the last decade of
20th century. The year 1991 unlashed the forces of liberalization, privatization sector and
accompanying rise in energy, tidal energy etc. These resources have failed to fill the gap of demand
and supply of energy due to variety of reasons. Hydroelectricity is a cheap source of energy but is
inflexible in terms of location.
What’s more, motherboards today come with up to 12 USB ports, FireWire and eSATA. Anything
you might need to add to a computer, such as a larger hard drive or dial-up modem can just be
plugged in externally. Sure, RAM is an exception, gamers require their high-end graphics cards (or
two or three of them), purists will swear by discrete sound cards, and plenty of people with
specialized requirements will need all sorts of custom additions. But most users don’t want to deal
with opening their PC cabinets or worrying that they’ll accidentally damage something. Even
calling an engineer over to install or upgrade something can now be avoided more and more.
Smaller desktop PCs could be the next big thing. Your desk won’t have to be occupied by a huge
box anymore, and you won’t have to try and hide it to match your new bedroom interiors. Imagine
a small box that’s as unobtrusive as a small stereo, which you can tuck into a corner or hook onto
the back of a sleek LCD monitor. The ugly desktop PC could even become a lifestyle accessory
that people would show off, much like a high-end home appliance. Maybe small designs will make
PCs more approachable. All the ingredients are ready, only a shift in perception is now required.
Another result of the study in the field of electronics engineering is for all but a minority of
computer users, the expansion card is dead. It makes almost no sense to even have PCI or PCI
Express slots on motherboards aimed at entry-level and mainstream computer users, since they will
never add an expansion card in their lives. Pretty much everything a regular user could possibly
want their computer to have is built in already, and anything you want to connect can just be
plugged in to one of the ports on the back. In fact, most people today will use their current desktop
PCs for as long as they live without ever lifting off the lid to perform an upgrade. Ten years ago,
sound and video were just starting to be integrated onto motherboards. Today, they’re just there by
default, along with networking, FireWire, and in some cases TV tuners and Wi-Fi adapters too.
And these aren’t cut-down, low-performance parts either. Video is now HD, sound is 7.1, and
networking is Gigabit (often dual Gigabit). For all but a small niche of computer users, this is more

than they’re ever going to need. Old arguments about the CPU getting taxed are largely irrelevant
too.
The conference designed to stimulate the young minds including Research Scholars,
Academicians, and Practitioners to contribute their ideas, thoughts and nobility in these disciplines
of engineering. It’s my pleasure to welcome all the participants, delegates and organizer to this
international conference on behalf of IOAJ family members. I sincerely thank all the authors for
their invaluable contribution to this conference. I am indebted towards the reviewers and Board of
Editors for their generous gifts of time, energy and effort.
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Abstract - This paper presents the architecture of a micropipeline asynchronous digital signal processing chain coupled to nonuniformly sampled data in time. Non-uniform sampling has been proven to be a better scheme than the uniform sampling to sample
low activity signals. With such signals, it generates fewer samples, which means less data to process and lower power consumption.
In addition, it is well-known that asynchronous logic is a low power technology. We focus on a Finite Impulse Response filter (FIR)
applied to this non-uniform sampled signal obtained from an asynchronous analog to digital converter (A-ADC). The FIR filter
blocks are implemented using verilog code.
Keywords - Asynchronous logic, non-uniform sampling, Level-crossing sampling, FIR filter.

I.

Therefore using the Shannon theory for sampling
such signals leads to unwanted samples which increases
artificially the computational load. Classical and
uniform sampling takes samples even if no change
occurs in the input signal.

INTRODUCTION

With the enormous growth in multimedia
applications, the need for low power and highperformance digital signal processing (DSP) devices is
higher than ever. One of the most widely used
operations performed in DSP is finite impulse response
(FIR) filtering. FIR filter performs the weighted
summations of input sequences, which are frequently
used to implement highpass, lowpass, and many other
types of filters.

A new class of ADCs, called asynchronous ADCs
(AADCs) has been developed by the TIMA Laboratory
[7]. This A-ADC is based on the combination of a levelcrossing sampling scheme and a dedicated asynchronous
logic [5]. The asynchronous logic only samples digital
signals when an event occurs, i.e. a sample is produced
by the A-ADC which delivers non-uniform data in time.
This event-driven architecture combined with the levelcrossing sampling scheme is able to significantly reduce
the dynamic activity of the signal processing chain.

With the increasing system on chip complexity,
several problems become more and more critical, and
affect severely the performance of the system. These
issues can have different form such as: power
consumption, clock distribution, electromagnetic
emission, etc. Synchronous logic seems to reach its
technological limits when dealing with these problems.
However, asynchronous logic has proven that it could be
a better alternative in many cases. It is well known that
it has many interesting properties such as immunity to
metastable states [2], low electromagnetic noise
emission, low power consumption, high operating speed
or Robustness towards variations in supply voltage,
temperature, and fabrication process parameters.

This paper presents an asynchronous FIR filter
architecture, based on a micro-pipeline asynchronous
design style. Section II describes the asynchronous logic
and more precisely about micro-pipeline asynchronous
circuit. Section III describes the A-ADC architecture
and also the non-uniform sampling scheme. Section IV
presents the asynchronous FIR Filter architecture.
Finally conclusions are drawn in section V.
II. ASYNCHRONOUS LOGIC
Asynchronous logic is well known for its
interesting properties that synchronous logic doesn’t
have: such as low Electromagnetic emission, low power
consumption, robustness, etc. [1]. It has been proved
that this logic improves the Nyquist ADCs performances
in terms of immunity to metastable states [2], low
electromagnetic emission [3] or low power consumption
[4]. This section briefly presents the main asynchronous

Moreover, non-uniform sampling and especially the
level crossing sampling become more interesting and
beneficial when they deal with specific signals like
temperature, pressure, electro-cardiograms or speech
which evolve smoothly or sporadically. Indeed, these
signals are able to remain constant on a long period and
to vary significantly during a short period of time.
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logic principles. It also describes how asynchronous
micro-pipelined circuits are build, from two distinct
parts - the data path, and the asynchronous control path.
Unlike
synchronous
logic,
where
the
synchronization is based on a global clock signal,
asynchronous logic doesn’t need a clock to maintain the
synchronization between its subblocks. It is considered
as a data driven logic where computation occurred only
when new data arrived. Each part of an asynchronous
circuit, establishes a communication protocol, with its
neighbors in order to exchange data with them. This
kind of communication protocol is known as “hand
shake” protocol. It is a bidirectional protocol, between
two blocks called Sender and Receiver as showed in
Figure 1

Fig. 2: Micropipeline asynchronous circuit
III. ASYNCHRONOUS ANALOG TO DIGITAL
CONVERTER – ‘AADC’
The asynchronous analog-to-digital converter (AADC) presented in [7] is based on an irregular sampling
scheme called level-crossing sampling [6] and an
asynchronous implementation. The system is only
driven by the information present in the input signal. It
only reacts to the analog input signal variations.
A. Irregular Sampling
For irregular sampling and a M-bit resolution, 2M-1
quantization levels are regularly disposed along the
amplitude range of the signal. A sample is taken only
when the analog input signal i(t) crosses one of them.
Contrary to classical Nyquist sampling, the samples are
not regularly spaced out in time, because they depend on
the signal variations. Thus, together with the value of
the sample in, the time dtin elapsed since the previous
sample in-1 must be recorded. A local timer of period TC
is dedicated to this task. The amplitude of the sample is
precise, but the time elapsed since the previous sample
is quantized according to the precision TC of the timer.
The SNR depends on the timer period TC, and not on the
number of quantization levels.

Fig. 1: Handshake protocol is established between two
subblocks of an asynchronous circuit that need to
exchange data between each other
The sender starts the communication cycle by
sending a request signal “req” to the receiver. This
signal means that data are ready to be sent. The receiver
starts the new computation after the detection of the
“req” signal, and send back an acknowledge signal
“ack” to the sender marking the end of the
communication cycle, so a new one could start. The
main gate used in this kind of protocol, is the “Muller”
gate or also known as C-Element. It helps to detect a
rendezvous between different signals. The C-element is
a state-holding gate.

Thus, for a given implementation of the irregular
sampling A/D converter, the SNR can be externally
tuned by changing the period TC of the timer. In theory,
for irregular sampling, the SNR can be improved as far
as it is needed, by reducing TC. The limit is the accuracy
of the analog blocks: they determine the precision of the
quantization levels position in Figure 3.

A. Micropipeline Circuit
One of the most known asynchronous logic styles is
the micropipeline style. The choice of the asynchronous
style affects the circuit implementation. Among all the
asynchronous circuit styles the micro-pipeline has the
most closely resemblance with the design of
synchronous circuits due to the extensive use of timing
assumptions [5]. Same as a synchronous pipeline circuit,
the storage elements is controlled by control signals.
Nevertheless, there is no global clock. These signals are
generated by the Muller gates in the pipeline controlling
the storage elements.
A simple asynchronous micro-pipeline circuit,
could be built by using transparent latches as storage
elements as shown in Figure 2.

Fig. 3: Level crossing Sampling
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B. Asynchronous ADC
The block diagram of the architecture performing
this sampling scheme is shown in Figure 4. The
converter resolution M and its dynamic range Δ set the
quantification step:

Contrary to the regular scheme, the sampling time
of the kth sample of the impulse response h does not
necessarily correspond to the sampling time of the (n-k)
th sample of the input signal i.

The output digital value Vnum is converted to Vref by
the DAC, and compared to the input signal i(t).

The product of the two samples is thus meaningless.
The difficulty is bypassed by processing the convolution
product between the resampled interpolated impulse
response hˆ and the resampled interpolated input iˆ.
Indeed, the output of a filtering process is defined as the
numerical result of an analog convolution product of
two analog signals obtained from two irregularly
sampled signals by an interpolation. Actually, the
convolution product is an area computation. It is well
known that the easier way to compute this area is the
rectangle method i.e. a zero-order method. Moreover in
the classical digital computation, the output is also an
area computation using the rectangle method, but all the
intervals are constant, which it is not the case in
irregular sampling.

Fig. 4: Block diagram of the A-ADC
If the difference is greater than ½q, the counter is
incremented, if it is lower than -½q, it is decremented.
In all other cases, nothing is done. The converter output
signal Vnum remains constant, there is no activity. The
output signal is composed of couples (in, dtin) where in is
the digital value of the sample, and dtin the time elapsed
since the previous converted sample in-1, given by the
timer. Information transfer is locally managed with a bidirectional control signaling. Each “data” signal is
associated with two “control” signals: a request and an
acknowledgement [1]. Let δ be the total delay of the
loop, the slope of i(t) must satisfy the “tracking
condition”:

This means that it is necessary:
•

to interpolate both input and impulse response
signals at order 0,

•

to resample the impulse response signal at the input
sampling times,

•

to resample the input signal at the impulse response
sampling times.

At each new input sampling step, two new sampled
signals hˆ and iˆ are calculated. Let n hˆ and n iˆ be the
new irregular series of samples used to process the nth
output sample. The time of this sample corresponds to
the delay introduced in the computation. The output is
computed at the times of the input samples, which could
be at any time. Then, the output signal is given by the
following eq.

In digital signal filtering, an input signal i(t)
represented by its samples (in, dtin) is processed to
obtain an output signal o(t) represented by its samples
(on, dton).
IV. ASYNCHRONOUS FINITE IMPULSE
RESPONSE FILTERING
This section formally defines the FIR filtering
computation when processing irregularly sampled
digital signals.

Figure 5 shows the general principle of resampling
for the input signal and the impulse response of the
filter. The continuous lines represent the original
samples whereas the dashed lines correspond to the new
calculated samples. After this step, each sample of iˆn
corresponds to a sample of hˆn . It is now possible to
process the convolution product.

A. Principle
In a regular scheme, an Nth order FIR filter
computes a digital convolution product, where Tsample is
the sampling period, as described in Eq. below.
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MIN generates at the end of each convolution
product cycle, a “reset signal and an “enable signal to
reset the output of the Accumulator and enable the
output of the Buffer.
Then the “Multiplier” computes all sub-areas value
(dtmin *axn-k*ahj) that are accumulated in the
“Accumulator” in order to compute the convolution
product.
Fig. 5: Principle of the resampling scheme used in the
irregular FIR computation.
B. Micropipeline
implementation

asynchronous

FIR

V. CONCLUSION
An asynchronous FIR Filter architecture is
presented in this paper, along with an asynchronous
Analog to digital converter (A-ADC). The proposed FIR
Filter architecture is designed using the micro-pipeline
asynchronous style. The filter blocks are implemented
using verilog code.

filter

The structure as in figure 5 describes the
architecture of the FIR filter
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Fig. 6: Iterative structure for the Asynchronous FIR
Filter samples.
The DELAY LINE block is the memory of the FIR
filter. It is a shift register that stores the input samples.
The “Delay Line” gets the sampled signal data (axn,
dtxn), from the A-ADC. The communication between
these two blocks is based on the handshake protocol.
The MIN block is in charge of computing indices k
and j as well as the current minimum time interval
(dtmin). To this aim, the MIN block handles two local
variables for k and j, a local variable for the current time
interval (dtn-k or dthj) and the Tsample constant value.
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Abstract - Cardiovascular diseases are one of the most frequent and dangerous problems in modern society in nowadays.
Unfortunately electrocardiograms (ECG) signals, during their acquisition process, are affected by various types of noise and artifacts
due to the movement, or breathing of the patient, electrode contact, power-line interferences, etc. The aim of this study was to
develop an algorithm to remove electrode motion artifact in ECG signals.
Donoho and Johnstone proposed Wavelet thresholding de-noising method based on discrete wavelet transform (DWT) is suitable for
non-stationary signals. The wavelet transform coefficient is processed by using grey relation analysis of the grey theory, and a new
wavelet threshold method namely wavelet threshold method with grey incidence degree (GID) (or the GID threshold method) based
is introduced. It shows that the signal smoothness and similarity of the two signal criteria have been greatly improved by the GID
threshold method compared with existing threshold methods. According to the characteristics of different ECG signals, GID
threshold method gets better results than it can adaptively deal with noise separation and details remaining of the two opposing
signal problems, so as to provide a better choice for wavelet threshold methods of signal processing.
Performance analysis was performed by evaluating Mean Square Error (MSE), Signal-to-noise ratio (SNR) and visual inspection
over the denoised signal from each algorithm. The experimental result shows that GID hard shrinkage method with sub-band or level
dependent thresholding gives the best denoising performance on ECG signal. The result shows that soft threshold not always gives
better denoising performance; it depends on which wavelet thresholding algorithm was chosen.
Keywords - ECG signal, wavelet - based de-noising, grey incidence degree, BayesShrink threshold, MSE.

I.

while the ECG is being recorded [1, 2]. It is simulated
by adding a dc bias for a given segment of ECG.
Electrode motion artifact is generally considered the
most troublesome, since it can mimic the appearance of
ectopic beats and cannot be removed easily by simple
filters, as can noise of other types [4].

INTRODUCTION

Motion artifacts are transient base line changes
caused by changes in the electrode-skin impedance with
electrode motion. Movement of the electrode away from
the contact area on the skin, leading to variations in the
impedance between the electrode and skin causing
potential variations in the variations in the ECG and
usually manifesting themselves as rapid but continuous
baseline jumps or complete saturation for up to 0.5 sec
[3]. The artifact caused due to electrode’s motion. It is a
transient interference caused by loss of contact between
the electrode and the skin that effectively disconnects
the measurement system from the subject. The loss of
contact can be permanent, or can be intermittent as
would be the case when a loose electrode is brought in
and out of contact with the skin as a result of
movements and vibration. The usual cause of motion
artifacts will be assumed to be vibrations or movements
of the subjects. This type of interference represents an
abrupt shift in base line due to movement of the patient

The electrode used for providing electrical contact
between the skin and the lead cable can be modeled as a
network of equivalent resistors and capacitors
representing electrical parameters of different layers of
the skin and the skin electrode interface. The values of
these electrical parameters may be altered due to relative
motion of the electrodes or skin stretch or contact [10].
This means that the equivalent impedance of the skin
and the skin electrode interface gets disturbed due to any
such action which results an artifact known as electrode
motion artifact [3]. Unfortunately the motion artifact has
a significant overlap with spectrum of the ECG signal in
the frequency range 1-10 Hz and hence it is very
difficult to handle this type of artifact. It is noticed that
the motion artifact is more abrupt and distinct in nature
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as opposed to the slow baseline wander caused due to
reparation. The motion artifact poses a major challenge
in the long term cardiac monitoring [10, 12].

II. THE GREY INCIDENCE ANALYSIS
Introduction to the grey incidence degree: The
regression analysis, variance analysis, principal
component analysis etc., are the methods for system
analysis in the mathematical statistics. These methods
have their own deficiency, for instance, they require
large amounts of data, and they would be difficult to
find statistical laws because of less datum and the
computing capacity is large, and also they possibly
appear as a result that quantitative analysis doesn’t
match with qualitative analysis, and so on.

Donoho and Johnstone proposed Wavelet
thresholding de-noising method based on discrete
wavelet transform (DWT) is suitable for non-stationary
signals [6, 7, 8, 9, 11]. The wavelet transform
coefficient is processed by using grey relation analysis
of the grey theory, and a new wavelet threshold method
namely wavelet threshold method with grey incidence
degree (GID) (or the GID threshold method) based is
introduced [14, 15, 16]. In the process of denoising the
signal by wavelet, the core of the steps is that the
threshold acts on the coefficient of the wavelet
decomposition, because the quality and effect of
denoising are influenced immediately by the selection of
the threshold. So a variety of theoretical and empirical
models have been put forward by many scholars. In the
domain of the wavelet transform, the denoising can be
disposed by cutting the wavelet coefficients, reduction
range of the wavelet coefficients, and other non-linear
process. The thresholds to coefficients of the various
layers are generally in accordance with the SNR of the
original signal, so as to filtering the noise. Using this
method, we can avoid blurring the mutation of signal
caused by the general low-pass filter to a certain extent,
but which is similar to the traditional low-pass filter will
also cause a little loss of signal details. Therefore, we
should consider the issue which should compromise the
signal details remaining and noise suppression when the
method will be used.

The basic idea of grey incidence analysis is based
on judging the extent of their relation from the similarity
to sequences of geometric curve shapes. The closer
those are, the greater incidence degree of the
corresponding sequences is and vice versa. Based on
this, we can calculate the grey incidence degree γ of
the wavelet coefficients according to the similarity
between the approximate time sequences (formed by
approximate coefficients) and the detailed time
sequences (formed by detailed coefficients).
Definition 1: Let Xi be the system factor, if k is the time
serial number, and xi(k) is observational data for Xi in
the k moment, then X i = x 1 (1 ) , x 2 ( 2 ) , ..., x i ( n )

(

)

is known as the behavioral time sequence.

(

Definition 2: Let X i = x 1 (1) , x 2 ( 2 ) ,..., x i ( n )

)

be the behavioral time sequence, and D1 be the sequence
operator,
and
where
X iD 1 = ( x 1 (1 ) d 1, x 2 ( 2 ) d 1, ..., x i ( n ) d 1 )

Grey system theory researches on uncertainty
system of “small sample”, “poor information” that is
“part of information known, part of information
unknown”, the system’s operation and evolution’s law
are described correctly and monitored effectively mainly
by creating, developing, extracting the valuable
information from the part of known information [14].

x i ( k ) d 1 = x i ( k ) / x i (1 ) , x i (1 ) ≠ 0 and k = 1, 2,

…, n, then D1 is called the initial value operator, and Xi
D1 is a mapping of Xi under the D1.
Theorem 1: Let the approximate time sequence
X 0 = x 0 (1 ) , x 0 ( 2 ) , ..., x 0 ( n ) be the system

(

Based on that, a new method which is wavelet
threshold method with grey incidence degree (GID) (or
the GID threshold method) has been proposed in this
paper. It fixes on thresholds of various wavelet layers
according to the noise intensity σ and the grey
incidence degree γ between similar coefficients and
detail coefficients, and the threshold can also be based
on the practical noise intensity to adjust the coefficients
ξ of grey incidence degree in the practical example.
GID threshold method can commendably compromise
the problem of signal details remain and noise
suppression, so that the signal processed by GID has a
better smoothness and similarity.

)

character sequence and let the detailed time sequence
X 1 = ( x 1 (1 ) , x 1 ( 2 ) , ..., x 1 ( n ) ) , then the grey
incidence

γ

(X

0,

degree

X

γ ( x0( k) , xi ( k) ) =

1

between

1
=
n

)

n

∑

(x0

γ

k =1

ξ ∈ ( 0,1) ,

and

X0

is

(k ) , x 1 (k ) )

(1)

minmin x0( k) −xi ( k) +ξ maxmax x0( k) −xi ( k)
i

k

k

i

x0( k) −xi ( k) +ξ maxmax x0( k) −xi ( k)
i

Where

X1

ξ

k

is known as the distinguished coefficient,

usually,

ξ =0.5

and the value

determined by the noise intensity

σ

ξ

can be

of the various
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layers. The greater
and vice versa.

σ

is, the greater corresponding

ξ

coefficients d j were obtained. Here ‘j’ denotes the

is

level of scaling.
2.

Calculation of the grey incidence degree: According
to the formula defined by the theorem 1, we can find the
steps for calculation of the grey incidence degree as
follows:
i.

ii.

∧

obtain the estimated wavelet coefficients d j . For
each level a threshold value is found, and process
detailed coefficients d j through the threshold.

Calculate the mappings of the initial values for
various
sequences.
Let
where i
Xi ' = Xi / xi (1) = xi ' (1) , xi ' ( 2) ,..., xi ' ( n)

(

)

3.

Manipulation of the empirical wavelet coefficients:

= 0, 1, 2,…, N.

(a) Hard-thresholding method:

Calculate the difference of the mappings.
Let Δ i = ( Δ i (1 ) , Δ i ( 2 ) , ..., Δ i ( n ) ) , where

d

∧

Δi ( k ) = x 0 ' ( k ) − xi ' ( k ) and i = 0, 1, 2, …, N.
iii.

The process of threshold: select an appropriate
threshold to the coefficients of various layers, to

difference for Δi ( k ) . Let M = m ax m ax Δ i ( k )
and m = m in m in Δ i ( k
i

k

).

⎧⎪ d j ,
= ⎨
⎪⎩ 0 ,

d

j

≥λj

d

j

≤λj

(5)

Where λ j is the threshold value.

Calculate the biggest difference and smallest
i

j

4.

The process of signal reconstruction: reconstruct the

k

de-noised ECG signal

∧

s ( n ) through the wavelet
∧

iv.

Calculate
γ

i

(k ) =

the

incidence

m +ξM
Δ i (k ) + ξ M

,

where

coefficients processed by threshold, from d j and
a j by using inverse discrete wavelet transform

coefficients

ξ ∈ ( 0,1) ;

(IDWT).

k = 1, 2,…, n and i = 0, 1, 2,…, N.
v.

Calculate

γ=

the

grey

incidence

degree.

From the wavelet denoising process, we can see
that the core part of the process is the process of
threshold, that is, how to select the threshold of various
layers will directly influence on the effect of signal
denoising.

So

1 n
∑ γ i ( k ) where i = 0, 1, 2,…,N.
n k =1

minmin x0 ( k) −xi ( k) +ζ maxmax x0 ( k) − xi ( k)
(3)
i k
i k
γ0i ( k) =γ ( x0 ( k) , xi ( k) ) =
x0 ( k) −xi ( k) +ζ maxmax x0 ( k) − xi ( k)
i k

The same steps are to be followed for soft
thresholding, de-noising methods.
(b) Soft-thresholding method:
⎧
∧
⎪ sgn( d j )( d j − λ j ), d j ≥ λ j
dj =⎨
d j ≤λj
⎪⎩ 0,

III. THE PROCESS OF WAVELET DENOISING
Suppose the f ( n ) is an original signal from
MIT-BIH ECG data, s ( n ) polluted by noise, Where

Threshold
selection:
Universal
threshold
λ j = σ . 2 ln ( L ) , where L is the length of the

e ( n ) is the noise and it is supposed as Gaussian white

noise, and σ is the noise intensity. The basic noise
model can be described as
s ( n ) = f ( n ) + σ e ( n ) , n = 1, 2, . . ., N .

signal, The σ can be estimated by the wavelet

(

( ) ) / 0.6745 .

coefficients with σ j = median d j

(4)

Here

median ( d j ) denotes the median value of the absolute

The general process of signal processed by the wavelet
is as follows:
1.

(6)

values of wavelet coefficients d j . Sub-band or leveldependent threshold λ j = σ j 2 log d j .

The process of wavelet decomposition: Using the
discrete wavelet transform by selecting mother
wavelet, the noisy signal s ( n ) is decomposed by

BayesShrink threshold: The goal of BayesShrink
method is to minimize the Bayesian risk. Thresholding
is done at each band of resolution in the wavelet

the wavelet, at the decomposition level of 5. As a
result approximate coefficients a j and detail
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decomposition. The Bayes threshold,

λB =

2

σ
σ

λB

, where σ2 is the noise variance and σ

2

when a position wavelet transform coefficient value
is greater than the threshold, otherwise let the value
be zero.

, is defined as
j

2
f

is

f

IV. DISCUSSION AND CONCLUSION

the signal variance without noise. Since the noise and
the signal are independent of each other, it can be stated
that σ 2 can be computed using the equation

The orthogonal wavelets db4, db5, db6, db8 and
sym8 were selected, and the signal s(n) is to be
decomposed for five-layer by using it. Then we
threshold the decomposition coefficients respectively by
Donoho universal threshold method, Sub-band threshold
method, as well as the GID threshold method proposed
in this paper. The original signal f (n) is ECG signals
taken from MIT-BIH arrhythmia database [17], and then
the motion artifact signal from MIT-BIH Noise Stress
Test Database [13, 18] of different intensities are added
to the signal. The recordings were digitized at 360
samples per second per channel with 11-bit resolution
over a 10 mV range, Finally, the quality of the
processed signal will be evaluated with three
performance indexes of the signal-to-noise (SNR), mean
square error (MSE) and visual inspection respectively.
The ECG signal 103 with motion artifact at SNR = -3db
is denoised by hard and soft –thresolding methods with
above thresholds mentioned is shown in Figure 1. In
Figure 2. and Figure 3. Plots for comparison of hard and
soft thresholding methods for thresholds with and
without GID on signal 103 using db5 wavelet were
shown.

s

σ

2
s

2

= σ

σ

σ

2
s

=

f

1
n

=

f

.

2

+ σ

2

n

∑

i =1

(7)

si (n)
2

From this the variance of the signal σ
threshold

λB

(8)

2

m ax(σ s − σ , 0)
2
f

, then Bayes

can be computed.
j

The GID threshold method: The general threshold
method is the threshold σ proposed by Donoho and
Johnstone which they applied the normal, multidimensional and independent decision-making theory in
the Gaussian white noise model. It is often excessively
smooth true signal because the excessive focus on the
smoothness of filtering, so that the results show the
greater deviation. Based on that, the general threshold is
amended by the grey incidence degree, and then a new
threshold value method ─ GID threshold method is
proposed, the method not only can filter most of noise,
but also it can retain commendably signal details.

By contrast, the GID threshold method proposed in
this paper can not only effectively suppress noise, but
also it commendably retains signal detail, so that the
denoised signal will maintain well smoothness and
similarity, and that the SNR has been greatly improved.
It filters signal by threshold determined by the grey
incidence degree between high-frequency coefficients
and low-frequency coefficients, and by the noise
intensity, which are combined the wavelet theory with
the grey incidence analysis, and make use of the
information regarding noise and original signal in the
paper. The experiment results show that the GID can
commendably solve the compromise problem between
the noise suppression and signal detail retaining, it not
only loses very few of energy components of the
original signal, but also the SNR has been greatly
improved.

The threshold of various layers can be determined,
according to the grey incidence degree γ between
wavelet decomposition factor approximate time
sequences (low frequency) and detailed time sequences
(high frequency) and the noise intensity σ of the levels
of the threshold, GID threshold is λ G ID = λ j .γ j ,
j

where γ is the grey incidence degree between
coefficients. The concrete steps of the GID filtering
noise are as follows:
1.

The wavelet coefficients will be gained by wavelet
transform for the signal.

2.

Calculate the noise intensity

3.

Calculate the grey incidence degree

σj

for various layers.

γj
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Fig.1: Signal 103 denoised signals from different thresholding methods for corrupted by em noise of input SNR = -3 dB
using db5 wavelet.
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Fig. 2 : Plots for comparison of hard thresholding methods on signal 103 using (a) SNR, (b)MSE using db5 wavelet
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Fig. 3 : Plots for comparison of soft thresholding methods on signal 103 using (a)SNR, (b) MSE using db5 wavelet
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and size of FATCS Devices (Shunt Capacitor /
STATCOM Hybrid system)
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Abstract - This paper presents an approach for optimal placement of hybrid system consist of capacitor banks and STATCOM in a
real power network for the purpose of economic enhancement of voltage and load relief. The optimization problem is solved by the
use of MATLAB simulation. As a result, the size and proper location of capacitors and STATCOM are determined. By applying the
proposed method, the economic costs and power losses are reduced to a considerable extended while enhancing the voltage profile
and decreasing load current. Simulation results are investigated on the substation in Vidhrba region, Maharastra State, India.
Keywords: – Load relief, Loss Reduction, Optimization, Capacitor Placement, Economic Cost, and Power Factor.

I.

However, this may not be easily achieved for many
utilities due to various constraints. Even though by
putting all the efforts many utilities could not achive the
proper result due to some constraint. Therefore, to meet
the increase in load demand the substation capacity has
to enhance. Due to more losses the life of the equipment
is reduces and the effect of this there are more chanced
of failure of equipments and ultimately more number of
supply failure occurrences in power system.

INTRODUCTION

It is alarming to note that the losses in Indian
system are ranging from 32 -55% . the national loss
of all India system is over 35% comparatively the
losses in neighboring countries are much less ( i.e.
China-5.32% , Koria-5.87% , Thailand-6.9% ) The
major reason for this losses is the inductive load, to
reduce this losses we need to analyze the proper size
and location of capacitors/ STATCOM as per the
optimization is concern. The increase in power demand
and high load density in the rural areas makes the
operation of power system complicated. To meet the
load demand, the system is required to expand by
increasing the substation capacity and the number of
feeders. Capacitors are generally used for reactive
power compensation in distributed system. The purpose
of capacitor is to minimize the energy losses and to
maintain better voltage regulation for load buses and to
improve system stability and life. The amount of
compensation provide with the capacitor/STATCOM
that are place in distributed system depends on the
location, size and type of the device placed in the
system.

It is observed that about 13% of power losses in the
distribution. [1] To minimise these losses, shunt
capacitor banks are installed on distribution network. To
get the more benefits by installation of shunt Capacitors
banks we will get
1) Improvement in the power factor.
2) Improvement in the voltage profile
3) Reduction in Power loss reduction
4) Increase in available capacity of feeders.
Therefore it is necessary to improve distribution
network by proper placing of adequate capacity of
capacitors in the distribution network. In this paper we
have studied insteed of putting only large sizes of
capacitor banks in addition to this STATCOM is also
provide. We get more better results than the previous
results. (small size of capacitor banks and STATOCM)

There are many research papers are publish on this
topic All the topic are differ and their method are differ
to get the results. In some the method they have applied
the voltage control method. In some where they have
applied only fixed capacitors and load changes which
are very vital in capacitor, proper location was not
consider.

J.V. Schmill [2] developed a basic theory of optimal
capacitor placement. He presented his well known 2/3
rule for the placement of one capacitor assuming a
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uniform load and a uniform distribution feeder. H.
Duran et al [3] considered the capacitor sizes as discrete
variables and employed dynamic programming to solve
the problem. Grainger and Lee [4] developed a
nonlinear programming based method in which
capacitor location and capacity were expressed as
continuous variables. Grainger et al [5] formulated the
capacitor placement and voltage regulators problem and
proposed decoupled solution methodology for general
distribution system.

power providers have taken a number of steps for
installation of reactive power compensation equipment.
These include –

II. CAPACITOR BANK

• 11 kV and LT shunt capacitors.

• 33 kV series compensation equipment.
• 220 kV series compensation equipment
• Synchronous condensers.
• 33 kV shunt capacitors.

In order to provide more reactive power installation
of capacitor banks close to the load center and middle of
the transmission line. In transmission network the most
common method in practice today for improving power
factor (correct to near unity) is the installation of
capacitor banks. Capacitor banks are very economical
and generally trouble free. Installing capacitors will
decrease the magnitude of reactive power supplied to
the inductive loads by the utility distribution system
thereby improving the power factor of the electrical
system. Capacitors are rated in “VARs”, which indicates
how much reactive power is supplied by the capacitor.
While dealing with a large distribution network of many
feeders, It is very difficult to decide the size and
locations of shunt capacitors becomes an optimization
problem. The placement of the capacitor bank should be
such that, it minimizes the reactive power drawn from
the load system. Neagle and Samson (1956) developed a
capacitor placement approach for uniformly distributed
lines and showed that the optimal capacitor location is
the point on the circuit where the reactive power flow
equals half of the capacitor VAR rating. From this, they
developed the 2/3 rule for selecting capacitor size and
placement to optimally reduce losses. For a uniformly
distributed load, the bank KVA’r size should be twothirds of the KVAR as measured at the substation, and
the bank should be located two-thirds the length of the
feeder from the substation. For this optimal placement
of a uniformly distributed load, the substation source
provides reactive energy for the first 1/3 of the circuit,
and the capacitor provides reactive energy for the last
2/3 of the circuit. [8]

• Static VAR compensation equipment.
Based on the reactive power requirement
installations, the consumers have to provide
necessary reactive compensation at their end to
the minimum power factor level prescribed
utility.

at their
for the
achieve
by the

The most economical and reliable method of
reactive compensation is the installation of power
capacitors. Lagging power factor can be corrected by
connecting capacitors in shunt with the system. The
current in a capacitor produces a leading power factor.
Current flows in the opposite direction to that of the
inductive device. When the two circuits are combined,
the effect of capacitance tends to cancel that of the
inductance. Most customer loads (particularly motors,
but many lighting circuits also) are inductive. A low
power factor can generally be corrected by connecting
appropriate capacitors. This is not the case if low power
factor is caused by harmonics, in which, in case the
installation of capacitors will not help, and may cause a
serious problem. In high harmonic situations, expert
help should be obtained before attempting to correct
power factor problems.
III. STATCOM
The D-STATCOM employs an inverter to convert
the DC link voltage Vdc on the capacitor to a voltage
source of adjustable magnitude and phase. DSTATCOM can be treated as a voltage controlled and
current controlled source. The capacitor of DSTATCOM is needed to store the DC energy and is
used to inject reactive power to the D-STACOM.

All the techniques for the placement of capacitor
banks are not much effective in practical case. And
hence for proper management of the reactive power, is
more significant. In a power system, distributor and the
consumers, both work together for providing the
reactive power compensation. The power utilities have
to provide reactive compensation for the transmission
system’s which reduces the line losses and improves
voltage regulation. Whereas the consumers have to
compensate for the additional reactive power
requirement by the loads at their installations. The

The D-STATCOM is connected in shunt with
11KV system and as shown in Fig. 1.5 The Capacitor is
replaced by D-STATCOM and Fig 1.6 shows the
simulation result.
The classical active and reactive power is given by
an expression
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| vi || Vs |

P =

Q =

Xe
2
| Vi |
Xe

−

Sinσis − − − − − − − − − (1)

| Vi || Vs |

cos σis − − − − − − − ( 2 )

Xe

Where Xe is equivalent reactance of coupling
transformer.
The reactive power exchange between the
STATCOM and AC power system is controlled by
adjusting the voltage magnitude difference across the
coupling transformer. STATCOM neither inject nor
absorbed active and reactive power from system when
|Vi|-|Vs|=0 and σis =0=0. STATCOM inject reactive
power when |Vi|>|Vs|. and STATCOM absorbs reactive
power when |Vi|<|Vs|

Fig. 1.2 Simulation of Kampti rural substation.
The current and voltage in P.U. is measured by
keeping the C.B (Circuit Breaker) open which is shown
in Fig. 1.2. As per table No 1.1 [8]

Table 1.1
Fig. 1.1 Case Study with STATCOM
For the simulation purpose the actual data for
Kampti rural substation is taken. The 33 KV is incoming
feeder from Pardi substation. The number of power
transformer are connected in substation are 2 no’s. In
which one is keep as standby incomer feeder. The
simulation is done using the MATLAB 2009R shown in
fig. 1.2
The simulation is done on the 33/11 KV substation
by actual inserting the capacitor banks in the feeder at
different location by changing the value of capacitor and
changing the location of capacitor on transmission line.
The KVA rating and the load on the feeder are as
follows

Fig. 1.3 Scope2 result without capacitor banks
After insertion of capacitor banks in either first or
second feeder at location 1 km from power transformer.
There is a load relief of 120 amps. Fig. 1.4 shows the
scope2 result at location of capacitor banks.

a) Load on Feeder 1and 2 :- Apparent power 5.385 MW
b) Length of Feeders : 50 KM
The scope result without capacitor bank is shown in
fig. 1.3. Voltage P.U is 0.915 and current is at 520 amp.
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Fig 1.4 Scope2 result with capacitor banks
IV. HOW CAPACITORS
POWER FACTOR

IMPROVES

THE

Fig. 1.6 Simulation with STATCOM
The total capacity of STATCOM is of 10MVAR
and due to which the load current is reduce to 136 AMP
(about 2.7 MW load relief) and there is significantly
improvement in power factor and voltage.In Summer
days the load burden on the transformer increases, due
to which voltage profile goes to below unity margin i.e
0.98 or below. The table shows the total load on feeders.
The simulation is done on the increased load and
capacitors required for providing the reactive
compensation.

Induction motors, transformers and many other
electric loads require magnetizing current (kVAR) as
well as actual power (kW). By representing these
components of apparent power (KVA) as the side of a
right triangle shown in fig.1.5, we can determine the
apparent power from the right triangle rule: kVA2 =
kW2+kVAR2. To reduce the KVA required for any
given load, we must shorten the line that represents the
kVAR. By supplying the kVAR right at the load, the
capacitor relieves the utility of the burden of carrying
the extra kVAR. This makes the distribution system
more efficient, reducing cost for the utility. The ratio of
actual power to apparent power is expressed in
percentage and is called power factor.

P.F =

KW
KVA

The scope result shows the improved voltage and
current profile using STATCOM

-----------(3)

Fig. 1.5
Fig. 1.7 Scope result with D-STATCOM

For analysis purpose capacitor banks which are
connected at substation is now replace with DSTATCOM. The simulation diagram is shown in fig.1.5

It has been observed that with replacing Capacitor
bank with D-STATOCM the total load relief increased
from 118 amp to 136 amp of current. The voltage profile
meet to 0.97 P.U. (1P.U.=11kv). D-STATCOM is
connected to load side to inject controlled reactive
power. The result of scope by STATCOM. The
application of STATCOM or Capacitor banks reduces
the installation cost of higher KVA rating transformers
and by reducing the loading it reduces the line losses
(I2R). Due to which the life of cables get increases.

Case study with STATCOM
STATCOM has wide range of features. Distribution
STATCOM exhibits high speed control of reactive
power to provide voltage stabilization, flicker
suppression and other type of system control. Fig 1.6
shows the simulation diagram with STATCOM.
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Loading of the line can also increases to considerable
level on the same rating of transformers and
switchgears. replacing the capacitor by STATCOM is
shown in fig.1.7.

2) Load on Feeder2 is 5.385MW

The load on the feeder is not always constant
through the year and it varies to season to season. In
summer season load is increased very high.

B) Capacity of Distribution transformer is 10 MVA.

3) Load on feeder3 is 5.358MW.
A) The total load of three feeders is 16.155 MW.
C) System is overloaded about 50% more than its
capacity. D) The 5 Mvar STATCOM capacity is
introduced in network system for the overload condition
then voltage profile goes significantly low to 0.95 P.U.
(as shown in Fig 1.8)

The simulation is done by loading the system by
50% more. Load on distribution transformer is increased
by addition of feeder and load on each feeder is
increased. The table 1.2 shows various loading condition
on distribution transformer.

Fig. 1.8 Result with 5 Mvar STATCOM
In order to increase the voltage level up to1 P.U. 20
Mvar capacity of STATCOM is required. (Fig. 1.9
shows the result of scope with 20 Mvar STATCOM)

Table 1.2
The simulation on matlab is done on overload
condition

Fig. 1.9 Result with 20 Mvar STATCOM

Fig 1.7 with overload condition using STATCOM

Due to high range of STATCOM (20 Mvar) it is
observed that at the initial stage there is transient in
voltage and in current profile. Also the cost of 20 Mvar
STATCOM will much more which will not be
economical from point of payback period. These are the
main disadvantages.

The total apparent power load in MW on each
feeder is 5.385 (as shown in fig no. 1.7 three feeder are
taken)

In order to reduce the cost and capacity of
STATCOM, a small value of shunt capacitor can be
connected. Such system will call as hybrid system.

1) Load on feeder1 5.385MW
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Fig. 2.0 Hybrid model of STATCOM and capacitor
bank

Fig. 2.1 Result of Hybrid System
V. CONCLUSION:
From these studies it is observed that by using only
large size of shunt capacitors and STATCOM, the
results are
a)

Voltage level is not improved up to the satisfactory
level i.e 1P.U

The reliability of the system is not so improved, due
to which the energy losses is not reduce up to the
satisfactory level. It is not so economical system.

But by introducing the small size of capacitors and
STATCOM (Hybrid system), we get the better results of
voltage level and improved in capacity of system.
Hence it is more cost beneficial
method.

than previous
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Abstract - Today number of consumer devices used in the home and offices has been increased at a rapid rate. As the number of
devices increased, the controlling devices i.e. remote controls also increase which makes it difficult to use. Most of the remote
controls work on Infrared rays which require line-of-sight communication. The energy consumption also goes up due to improper
control and lack of awareness of the energy consumption of the devices. Now-a-days Smartphone is available with a growing list of
the people. In this context, we use Smartphone platform as Universal remote control to control all the devices and observe the energy
consumption of the respective devices..
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I.

INTRODUCTION

ZigBee defined two application profiles for home
M2M networks: the home automation public application
profile and smart energy profile [4]. The first specifies
the device attributes and the commands for applications
in the residential environment. The main application
areas are lighting, window shades, monitor and security.
The second one provides an overlaid two way
communication infrastructure to improve efficiency,
flexibility and reliability. ZigBee enabled smart meters
are critical units that effectively manage demand
response, actively respond to different prices, and
balance the power consumption in the power grid.

Home networks are rapidly developing to include a
large diversity of machines and devices. The number of
devices in the home has been increased drastically. The
advancement in the embedded systems, have led to the
embedded devices with high capabilities. This led to
penetration of the Machine-to-Machine (M2M)
communications in the home area network [1]. M2M
stands for man-to-man or man-to-machine or machineto-machine communication. M2M communication is
characterized by low cost, low power, and low human
intervention.

The remaining part of the paper is organized as
follows. Section II explains the overview of the project.
Section III discusses the methodology. Section IV
describes about the different modules used i.e. MultiPurpose Authentication Device (MPAD) and CC2530
EM and design. Section V explains the porting of the
application profiles into the Android. Section VI
concludes the paper.

A number of short range communications can be
employed for personal area M2M communications [2];
they are ZigBee, Bluetooth, Wi-Fi etc. ZigBee is
developed by large consortium of industry players.
ZigBee is characterized by low-cost, low-power, short
range transmission [3]. ZigBee operates on the IEEE
802.15.4 radio specification. In the physical layer
Orthogonal Quadrature Phase Shift Keying (O-QPSK) is
specified for the systems that operate around 2.4GHz
band. The devices in a ZigBee network can have any of
these three roles namely coordinator, the router, the end
device. For medium access control (MAC) layer,
IEEE802.15.4 defines two channel access methods
namely beacon enabled and beaconless. In the beaconenabled mode, there is a coordinator that generates and
transmits beacons for synchronization. In the beaconless
mode, devices employ the carrier sense multiple access
with collision avoidance (CSMA/CA) scheme to
compete for the channel access.

II. OVERVIEW OF THE RESEARCH WORK
Smartphone is a device which is available with
many of the people now-a-days. In the present work, we
make use of a smartphone as a device which controls all
the devices using ZigBee plus Radio Frequency for
Consumer Electronics (RF4CE) stack. First we have
integrated a ZigBee module i.e. CC2530 EM to the
MPAD board, which runs on Android 2.2 file system

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

19

Zigbee Based Ad Hoc Sensor Network for M2M Communication using Smartphone Platform

(Froyo). MPAD board communicates with ZigBee
module using UART.

Flow Chart

ZigBee Home Automation application profile and
RF4CE have been ported into android file system. So
we are able to control the devices using the Smartphone.
ZigBee Smart Energy application profile is also ported
into the android file system. Due to this we are able to
see the energy consumption of the devices in the
Smartphone. Hence using a smartphone we are able to
control as well as see the energy consumption. The
figure 1 shows the controlling of different consumer
devices using Smartphone.
Here we are controlling an LED (Light Emitting
Diode) light, media player and HVAC (Heating
Ventilation and Air conditioner) devices using
Smartphone.

Figure 1: Smartphone controlling the different consumer
devices.
III. METHODOLOGY
In this work, first hardware initialization of the
MPAD board is done followed by accessing its android
debug bridge (ADB) shell. Interfacing of the CC2530
evaluation module with MPAD board using UART
interface is done. After that sample test applications are
done. Coding for the required applications i.e. Home
Automation, Smart Energy Profile and RF4CE is
performed. Finally .so and .apk files are generated and
ported into android file system.

IV. DESCRIPTION OF MODULES AND DESIGN
ASPECTS
A. MPAD
MPAD is a device developed by the Mind Tree.
The figure 2 shows the MPAD board. It works on the
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Android 2.2 file system. It has Wi-Fi, Bluetooth, GPRS,
GPS and many more modules on it. It is a portable
handheld device used for the user authentication based
on bio-metric sensing technology. It can be used for
User Identification (UID) type applications.

module in MPAD board. We removed GPS module and
connect our module i.e. Zigbee module using UART2.

Figure 2: MPAD Board

Figure 4: MPAD Board connected to CC2530

B. CC2530 EM
•

The CC2530 is a true System-on-Chip (SoC)
solution for IEEE802.15.4, ZigBee and RF4CE
applications. It is shown in the figure 3.The CC2530
combines the excellent performance of a leading RF
transceiver with an industry standard enhanced 8051
MCU, in-system programmable flash memory, 8KB
RAM and many more powerful features. The CC2530
has various operating modes, making it highly suitable
for systems where ultralow power consumption is
required [6].

After CC2530 is connected with the MPAD board,
binding is successfully occurred between the
Coordinator and Router which is observed in the Ubiqua
tool in the figure 5. The sequence of the events occurred
are:

o

First router connected to SmartRF05EB 1.3 is
powered ON.

o

In Ubiqua tool we will observe the Beacon Request
sent by router.

o

Router keeps on sending beacon request until it
finds a coordinator.

o

The Coordinator connected to MPAD board is
powered ON. Then it also sends a beacon request.

o

Router sends an association request.

o

Once the Coordinator acknowledges the request, the
router immediately sends the data request.

o

Coordinator again acknowledges the request after
which association response is sent.

o

Finally both the
announcements.

Figure 3: CC2530 EM
C. Design Aspect
•

Successful Analysis from the Hardware

devices

do

the

device

Integrating CC2530 Module with the MPAD:

The ZigBee module is connected to the MPAD
board using the UART. In MPAD we have three UART
ports.The figure 4 shows the interfacing of the MPAD
with CC2530 module. The UART 2 is used for GPS
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V. CONCLUSION
We are able to control most of the devices i.e.
consumer electronic devices in home using a single
device i.e. Smartphone. The communication between the
devices and smartphone is through radio frequency
which does not require line-of-sight communication like
IR remote controls. We are also able to observe the
energy consumption of the devices in the smartphone.
All in one solution for the home at a touch of a button
i.e. smart home from a smart phone. The future scope
can be, controlling the devices from faraway place from
home i.e. from a distance place. This is possible if the
Smartphone and Coordinator in home can communicate
using Wi-Fi.
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Figure 5: Binding of the Coordinator and Router in
Ubiqua tool
•

Testing the application

Sample application such as Door Lock/Unlock is
tested. All these sample applications are tested with the
smart RF05 EB, MSP430 Microcontroller and CC2520.
The figure 6 shows the board used for testing.

ZigBee

Figure 6: ZigBee Board for Testing
V. PORTING OF APPLICATION PROFILES.


Coding is done for each of the application profiles.
Once it is done using Android.mk file we have created
.so files. Created .SO files are push into the android file
system. Then we are able to control the devices.

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

22

Performance Enhancement of Power System
By STATCOM -Integrated Architecture
#J. Namratha Manohar & *J. Amarnath
#Electrical and Electronics Engineering Department, Ellenki College of Engineering & Technology, Hyderabad, India
*Electrical and Electronics Engineering Department, Jawaharlal Nehru Technology University, Hyderabad, India
E-mail : jnm4607@yahoo.com & amarnathjinka@yahoo.com
Abstract - The paper aims to discuss the Performance Evaluation of STATCOM integrated with 118 – IEEE Test System and the
Integrated Design Architecture for Efficient Management of Power System. Modern day Power System is constituted of Electrical
components integrated with electronic devices and automated with Software. The components hardware and functionality is
complex. To support the enhancement of the Life Cycle activities both the physical and the abstract components are modularized.
The paper discusses the Key concepts of modularization, and the Life Cycle Stages. Taxonomy of Power Systems is presented. The
paper presents the implementation of a modular FACTS device - STATCOM in 118Bus IEEE Test System and the results analyzed.
Keywords-FACTS,STATCOM. Integrated Design Architecture, Modularization, Life Cycle.

I.

The rest of the paper is organized as follows:
Section II – Modularization – Criteria for Efficient
Management of Power Systems. Section III- Life Cycle.
In Section IV ‘Taxonomy of Power Systems’ is
presented, Section V – STATCOM Module, Section VI
– Proposed Approach and Case Study, Section VII –
Results and Discussion, Section VIII – Conclusion.

INTRODUCTION

Modern power systems complexity is increasing
with de-regularization and advances in Technology. The
design of the power system and its components as a
single unit renders difficulty of manufacturing,
installation, operation and maintenance. Modularization
is the process of dividing the system into modules and
sub-modules each performing a specific task. The
integration of the modules and sub-modules in a specific
definite order constitutes the System. The Traditional
Electric Power Systems constituted of Generation Units,
Transmission and Distribution Lines and Loads. The
Modern day Electric Power Systems in addition have
been integrated with equipment that enhances the
performance of the System. The Life Cycle of a device
is the phases it passes through since the conception of
the need to its retirement. Enhancing the performance of
a Power System is a continuous process. Several devices
have been developed to integrate with the existing
Power System equipments at various stages to monitor
and control the operating parameters such as Voltage,
Current, Active and Reactive Power, Power Factor,
Sensitivity Factors, Losses and Available Transfer
Capability. The potential benefits of FACTS equipment
are now widely recognized by the power systems
engineering and T&D communities. With respect to
FACTS equipment, voltage sourced converter (VSC)
technology,
which
utilizes
self-commutated
thyristors/transistors such as GTOs, GCTs, IGCTs, and
IGBTs, has been successfully applied in a number of
installations world-wide for Static Synchronous
Compensators (STATCOM) [1-6]

II. MODULARIZATION CRITERIA FOR
EFFICIENT MANAGEMENT OF POWER
SYSTEMS
The traditional way to develop the transmission
network in order to achieve better linkage between
generation and demand was reinforcement of the grid,
mainly by installing new lines and substations.
However, in recent years substantial changes have been
implemented in the traditional structures of electric
power systems throughout the world. The general
reasons is raising demand of power necessitating
expansion, demand for quality of service. The tools
adopted are deregulation and privatization i.e. the
introduction of market rules to the electrical sector. In
consequence the transmission system must be adapted to
the new conditions of open access and open trading. It
must be ensured that adaptation of the power systems to
changing generation and demand patterns, meet the
equation:
Generation = Demand + Losses

(1)

The changing and raising demands can be met by
physical expansion of the power system. However, this
would be a Long-Term Project involving large amount
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of finance and Time and may not be a feasible solution
at all times. The other method would be adopting
efficient techniques for optimum use of the existing
Power System. The latter method is made conveniently
possible by the advent of Modular devices such as
FACTS devices. These Modules are plug-and-use
devices which can be located at strategic positions for
optimum performance results of the power system.

These components are automated and have the feature
of Plug-and-Play.

The Manufacturers of electrical equipment must be
prepared to meet these new requirements, where relocatability and flexibility will be the critical factors.
The flexibility of the system also means shorter
planning and decision-making, with the consequence
that shorter delivery times are requested. The
advancement in electrical, electronic, mechanical and
Computer technology have miniaturized the components
with nano-technology and extended functionality and
automated. This concept of Modularization provides
flexible means and methods of meeting our objective
functions. The terms related to Modularization are:

Concept Development: Designing the concept for the
implementation.

The Figure 1 depicts the various stages of the life
cycle of a component. The stages are:
Need Opportunity: Realizing the need for the concept
that simplifies the operation, or enhances the
functionality of a system.

Product Design: Designing the hardware and software.
Production: Manufacturing of the product.
Deployment: Installation at the point of use.
Maintenance: It is the phase period during which it is
in use, for the period of its life-time. As time passes due
to wear and tear or due to changing needs the
component may need up gradation or total
replacement.

MODULE: A module is an essential and self-contained
functional unit relative to the product of which it is a
part. The module has, relative to a system definition,
standardized interfaces and interactions that allow
composition of products by combination.

Retirement: Every product has a life time, it is the
period during which it is in operation and serves its
functionality effectively. After this duration it has to be
replaced by a new one.

MODULARITY is an attribute of a system related to
structure and functionality.
MODULARISATION is the concept of dividing a
function into sub-functions and developing a physical
unit called a sub-module for each sub-function. The submodules are integrated in a definite order to constitute
the whole module. The sub-module must be defined
together with the product and the system to which it
belongs.
III. LIFE CYCLE

Figure.1 Life Cycle Stages

The Life Cycle of a concept – physical or abstract
starts from the planning for the need of the concept to
the retirement, going through several phases. The
present day power system components are designed
having the electrical functional operation automated.

IV. TAXONOMY OF POWER SYSTEMS
Applying the concept of Modularisation to Power
System, the Categorisation is as follows:
A.

Power Systems are expanding in size due to
manifold increase in demand. The expansion is in terms
of Geographical Expansion, Generation, Transmission
and Distribution Capacity, Complexity in Functionality,
increased demand for Quality Performance by the
Customers. The advancements of Science and
Technology
in
the
fields
of
Electronics,
Communications,
Computer
and
Information
Technology, Electrical Machines, Power Electronics
have aided the Performance Enhancement of Power
System Operation by innovative modular components.

Based on stage of Operation:
Transmission and Distribution.

Generation,

B. Based on the the function – Generators, Motors,
Transmission Lines, Loads, Switchgear and
Protection, Power Quality enhancement, monitoring
and control.
The paper aims to discuss one Module of the Power
System – STATCOM.
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in transmittable power, and improvements of steadystate transmission characteristics and of the overall
stability of the system. Under light load conditions, the
controller is used to minimize or completely diminish
line over voltage; on the other hand, it can be also used
to maintain certain voltage levels under heavy loading
conditions.

V. STATCOM MODULE
A static synchronous compensator (STATCOM),
also known as a “static synchronous condenser”, is a
member
of
the Flexible
Alternating
Current
Transmission Systems (FACTS) family of devices. It is
a
regulating
device
used
on alternating
current electricity transmission networks. It is based on
a power electronics voltage-source converter and can act
as either a source or sink of reactive AC power to an
electricity network. If connected to a source of power it
can also provide active AC power.

Figure 2. shows the connection of STATCOM to
AC bus. When two AC sources of same frequency are
connected through a series inductance, active power
flows from leading source to lagging source and reactive
power flows from higher voltage magnitude AC source
to lower voltage magnitude AC source.

Among all FACTS devices, static synchronous
compensators (STATCOM) plays much more important
role in reactive power compensation and voltage support
because of its attractive steady state performance and
operating characteristics.

Active power flow is determined by the phase angle
difference between the sources and the reactive power
flow is determined by the voltage magnitude difference
between the sources. Hence, STATCOM can control
reactive power flow by changing the fundamental
component of the converter voltage with respect to the
AC bus bar voltage both phase wise and magnitude
wise.

A. Modeling Of STATCOM
The
Static
Synchronous
Compensator
(STATCOM)[7] is a shunt connected reactive
compensation equipment which is capable of generating
and/or absorbing reactive power whose output can be
varied so as to maintain control of specific parameters of
the electric power system. The STATCOM provides
operating characteristics similar to a rotating
synchronous compensator without the mechanical
inertia. The STATCOM provides rapid controllability of
the three phase voltages, both in magnitude and phase
angle. The STATCOM basically consists of a step-down
transformer with a leakage reactance, a three-phase
GTO or IGBT voltage source inverter (VSI), and a DC
capacitor. The AC voltage difference across the leakage
reactance produces reactive power exchange between
the STATCOM and the power system, such that the AC
voltage at the bus bar can be regulated to improve the
voltage profile of the power system, which is the
primary duty of the STATCOM. However, for instance,
a secondary damping function can be added into the
STATCOM for enhancing power system oscillation
stability.

B. Applications Of STATCOM
Typical applications of STATCOM are: Effective
voltage regulation and control, Reduction of temporary
over voltages, Improvement of steady-state power
transfer capacity, Improvement of transient stability
margin, Damping of power system oscillations,
Damping of sub synchronous power system oscillations.
Flicker control, Power quality improvement,
Distribution system applications.
C. Basic Operating Principles of STATCOM
The basic electronic block of a STATCOM is a
voltage-sourced converter that converts a dc voltage at
its input terminals into a three-phase set of ac voltages at
fundamental frequency with controllable magnitude and
phase angle. The basic principle of reactive power
generation by a voltage-sourced converter is similar to
that of the conventional rotating synchronous machine
shown schematically in Figure 3.
For purely reactive power flow, the three-phase
induced electromotive forces (EMFs), ea, eb, and ec, of
the synchronous rotating machine are in phase with the
system voltages va, vb, and vc. The reactive current I
drawn by the synchronous compensator is determined
by the magnitude of the system voltage V, that of the
internal voltage E, and the total circuit reactance
(synchronous machine reactance plus transformer
leakage reactance plus system short circuit reactance)

Figure 2. Connection of STATCOM to AC Bus Bar
A STATCOM can be used for voltage regulation in
a power system, having as an ultimate goal the increase
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of ac system voltage, then the current flows through the
tie reactance from the converter to the ac system, and
the converter generates reactive (capacitive) power for
the ac system. If the amplitude of the output voltage is
decreased below that of the ac system, then reactive
current flows from the ac system to the converter, and
the converter absorbs reactive (inductive) power. If the
amplitude of the output voltage is equal to that of the ac
system voltage, the reactive power exchange is zero.

The corresponding reactive power Q exchanged can be
expressed as follows

Figure 3 Reactive power generation by a synchronous
compensator
D. Optimal Placement Of STATCOM

By controlling the excitation of the machine, and
hence the amplitude E of its internal voltage relative to
the amplitude V of the system voltage, the reactive
power flow can be controlled. Increasing E above V (i.e.
operating over-excited) results in a leading current as a
result machine acts as capacitor. Decreasing E below V
(i.e. operating under-excited) produces a lagging current
as a result machine acts as an inductor. Under either
operating condition a small amount of real power of
course flows from the ac system to the machine to
supply its mechanical and electrical losses. Note that if
the excitation of the machine is controlled so that the
corresponding reactive output maintains or varies a
specific parameter of the ac system (e.g., bus voltage),
then the machine (rotating var generator) functions as a
rotating synchronous compensator.

Identifying the Location for placement of
STATCOM or any FACTS device [8, 9] for that matter
is a very critical decision. Simple heuristic approaches
are traditionally applied for determining the location of
FACTS devices in a small power system. However,
more scientific methods are required for placing and
sizing FACTS devices in a larger power network.
FACTS sizing and allocation constitutes a milestone
problem in power systems. Traditional optimization
methods such as mixed integer linear and non-linear
programming have been intensely investigated to
address this issue; however difficulties arise due to
multiple local minima and the overwhelming
computational effort [10, 11]. Recently, Evolutionary
Computation Techniques have been employed to solve
the optimal allocation of FACTS devices with promising
results. Different algorithms such as Genetic Algorithms
(GA) [10], [12, 13, 14], and Evolutionary Programming
[15] have been tested for finding the optimal allocation
as well as the types of devices and their sizes. Particle
Swarm Optimization (PSO) is another evolutionary
computation technique that can be used to solve the
FACTS sizing and allocation problem. It has been
applied to other power engineering problems such as:
economic dispatch [16], generation expansion problem

The basic voltage-sourced converter scheme for
reactive power generation is shown schematically, in the
form of a single-line diagram in Fig 4. If the amplitude
of the output voltage is equal to that of the ac system
voltage, the reactive power exchange is zero. By varying
the amplitude of the output voltage produced, the
reactive power exchange between the converter and the
ac system can be controlled n a manner similar to that of
the rotating synchronous machine. That is, if the
amplitude of the output voltage is increased above that
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5.

[17], short term load forecasting [18], and others, giving
better results than classical techniques and with less
computational effort. In addition, it has been shown
recently that the application of PSO is suitable in
principle to optimally place FACTS devices in a
multimachine power system [8].

Run OPF after changing the reactance value.
Record the results. The change in system operating
parameters for the lines under study are calculated
and tabulated in Table II. The performance before
and after placing STATCOM is shown in Figure 6
graphically. The summary of the results is shown in
Table I and II.

The objective function considered in this paper is
minimization of losses. Losses in Power System is
defined as

118 Losses on Lines
50
Without FACTS
With FACTS

45

Loss(MVAR))

40
35
30
25
20

Where Rt = sum of the resistances of all lines associated
to With bus i

15
10

Pi = active power of bus i.

1

The idea is to locate the bus that has the highest
losses which could be considered as the optimal point
for placing the device STATCOM.

Several Methods have been developed for decision
on Optimal Placement of STATCOM and the number of
devices to be placed. The proposed method considers
the line with Maximum Reactive Power Losses for
placement of STATCOM. The case study is conducted
adopting the following procedure on 118Bus IEEE
Power Test System:

3.

Identify the lines with maximum reactive power
losses i.e. Q in MVAr. Lines with value of Q more
than 4.16% of the total Q only have been taken for
the purpose of the study. The branches identified
here are 7,8, 9,31,33,38,96. Total active power Loss
P (MW) is 77.401 and reactive power loss Q
(MVAr) is 483.52.

4.

6

7

VOLTAGE AND LOSSES WITH AND WITHOUT STATCOM
Parameter

Tabulate the results of the various performance
Parameters of the Test System.

5

TABLE I.

VI. PROPOSED APPROACH AND CASE STUDY

2.

4

Figure 6 118 Bus IEEE System Performance Before
and After Placing STATCOM

Vi = voltage profile of bus i.

Run Optimal Power Flow (OPF) on the IEEE 118
Bus Test System. The One-Line Diagram of the
Test System is shown in Fig 5.

3

Line No.

Qi = reactive power of bus i and

1.

2

Voltage
Magnitude
Voltage
Angle
P Losses
(I^2*R)
Q Losses
(I^2*X)

Before Placing
STATCOM

After Placing
STATCOM

Min

Max

Min

Max

1.011
p.u. @
bus 81
15.40
deg @
bus 41
-

1.060
p.u. @
bus 66
37.65
deg @
bus 10
4.47MW
@ line
25-27
47.19
MVAr
@ line 910

1.011
p.u. @
bus 81
15.56
deg @
bus 41
-

1.060 p.u.
@ bus 66

-

-

33.37 deg
@ bus 89
4.45 MW
@ line
25-27
28.95
MVAr @
line 9-10

VII. RESULTS AND DISCUSSION
1) The FACTS device STATCOM was implemented in
118 Bus System. The study was conducted in
MATLAB.2) The Power Flow study converged in
0.31sec with FACTS as compared to 0.39sec without
FACTS. 3) Objective Function Value is reduced by
17.25 $/hr. 4) For the 118 – Bus System Total Loss
before placement is 77.4MW,483.52MVAR, and with
FACTS Devices is 77.13MW,426.13MVAR. 5) The
Minimum and Maximum Values of the System
Parameters observed is Tabulated in Table I. It is
observed that : No change in Voltage magnitude but

Place the STATCOM in the line with maximum
Reactive Power Loss. The lines mentioned in Step
3, having more than 4.16% of total Q Loss have
been selected. The reactance(X) value has been
decreased between 3.0 to 47.5% of the initial value.
The detail results are shown in Table I and II.
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Swarm Optimization”, 2006 IEEE PES
Transmission and Distribution Conference and
Exposition Latin America, Venezuela

Voltage Angle Maximum is decreased from 37.65 to
37.37 degrees. The reduction in Total Losses is 0.27MW
and6) The graph of the Losses Vs Line No of 118 –
Bus is depicted in Figure 6.

[9]

Ambafi, J. G., Nwohu M. N., Ohize H. O., Tola,
O. J., “Performance Evaluation of PSS and
STATCOM on Oscillation Damping of a North
Central Power Network of Nigeria Grid System”
, International Journal of Engineering and
Technology Volume 2 No. 2, February, 2012.

[10]

H. Mori, and Y. Goto, “A parallel tabu search
based method for determining optimal allocation
of FACTS in power systems,” Proc. Of the
International Conference on Power System
Technology (PowerCon 2000), vol. 2, 2000, pp.
1077-1082.

VIII. CONCLUSION
In this paper the concept of modularization and Life
Cycle is presented. The STATCOM device optimal
location method adopted on 118 IEEE Power System
has shown good results by way of reducing computation
time and losses.
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Abstract - An adaptive in-loop deblocking filter (DF) is standardized in H.264/AVC to reduce blocking artifacts and improve
compression efficiency. This paper proposes a low power DF architecture with hybrid and intelligent edge skip filtering order.
Further adopting a four-stage pipeline to boost the speed of DF process that not only reduces power consumption but also reduces
the filtering processes clock cycles down per macroblock (MB). In addition, the architecture utilizes the buffers efficiently to store
the temporary data without affecting the standard defined data dependency by a reasonable strategy of edge filtering order to
enhance the reusability of the intermediate data. The system throughput can then be improved and the power consumption can also
be reduced. Simulation results show that more logic power measured in FPGA can be saved when the proposed method is employed.
Furthermore, the proposed architecture is designed in VHDL, which consumes 19.8K gates at a clock frequency of 200 MHz, which
compares competitively with other state-of-the-art works in terms of hardware cost
Keywords - Deblocking Filter, H.264/AVC, Low Power Design, FPGA, Hardware Implementation.

I.

Among these outstanding coding tools, the deblocking
filter (DF) located inside the motion-compensated
prediction path realized at both encoder and decoder
sides of H.264/AVC, is one important tool to further
increase coding efficiency and improve both objective
and subjective video quality. The block-based coding
structure of H.264/AVC produces artifacts known as
blocking artifacts which are the unwanted
discontinuities on each block boundary caused by both
the quantization errors of the transform coefficients and
compensation. A DF can improve the coding
performance by reducing the bit rate by more than 9%
while maintaining the same objective quality as the nonfiltered video and achieving a subjective quality
improvement [2].

INTRODUCTION

Digital video technology now plays an important
role in multimedia communications. The transmission of
video data requires low power, high speed, high
performance, and low cost, especially in networks with
limited bandwidth. H.264/AVC is the advanced video
coding standard jointly developed by the Video Coding
Experts Group (VCEG) of ITU-T as Recommendation
H.264 and by the Moving Picture Experts Group
(MPEG) of ISO/IEC as International Standard 14496-10
(MPEG-4 part 10) Advanced Video Coding (AVC) [1].
Figure 1 shows the functional blocks of an H.264/AVC
encoder.

The DF algorithm in H.264/AVC is highly adaptive
and complex and being based on the conditions of block
edges requires a large amount of computing resources.
In fact, DF always contributes to approximately one
third of the total computational complexity of an H.264
decoder [2], [4], and is the bottleneck of the entire
H.264/AVC decoder. Each block edge needs to be
conditionally processed according to the edge feature
and pixel gradient along the edge. Almost every sample
of a reconstructed frame needs to be reloaded from
memory, either to be modified or used in determining
whether intermediate samples should be updated; this
demands a very large memory bandwidth. For that

Fig. 1: H.264 Encoder Block Diagram
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reason, DF always consumes significant time and
energy during filtering. Therefore, an efficient DF
hardware design with moderate memory access is
required for real time processing of an H.264/AVC
decoder or low-power applications, because battery
operating time is the key to commercial success [3]. We
focus on the issue of low power by proposing a cost
efficient and power saving hardware architecture design
of a DF in H.264/AVC. The remainder of the paper is
organized in the following manner. Section II describes
the DF algorithm used in H.264/AVC. The proposed
architecture for DF is discussed in Section III. The
implementation results and comparisons with other
architectures are presented in Section IV. Finally, brief
concluding remarks are included in Section V.
II. DEBLOCKING-FILTER BEHAVIOUR

Fig. 2 : MB edges for horizontal and vertical filtering

The DF algorithm reduces blocking artifacts created
on a macroblock (MB) by other functional modules,
during its encoding or decoding process. According to
H.264/AVC standard, vertical edges of each 4x4 block
within a MB are first filtered from left to right, and then
horizontal edges are filtered from top to bottom. As it is
shown in Fig. 2, in the filtering process of the 16x16
luminance component, the vertical edge V0 is
conventionally first filtered horizontally from top to
bottom, followed by edge V1, edge V2, and edge V3.
The vertical filtering is performed in a similar way.
Normally, edge H0 is vertically filtered from left to
right, followed by edge H1, edge H2, and edge H3. For
each edge, the filter takes as its inputs four pixels of
both sides of the edge, as shown in Fig. 3.
Fig. 3 : Pixels distribution for horizontal and vertical
filtering

DF presents a highly adaptive nature. There are
several conditions that determine whether a 4x4 block
edge will be filtered or not, and the strength of the
filtering for the block edges that will be filtered. The
Boundary Strength (BS) parameter, α and β thresholds,
and the values of the pixels in the edge determine the
outcomes of these conditions. The BS parameter varies
adaptively per block according to the coding
information and the MB pixel values. Two adjacent 4x4
blocks share a BS value. The BS value ranges from four
– strongest filtering– to zero – no filtering–. For a BS
value of four, up to three pixels on either side of an edge
can be modified by the filter, while for BS values from
three to one, at most two pixels on either side of an edge
may be affected. The horizontal filtering must precede
the vertical filtering as a restriction imposed by the
standard. For filtering one MB there exist direct data
dependencies with its upper and left neighbors even if
they belong to different MBs, so they have to be filtered
first. These dependencies limit the degree parallelism of
this module.

Fig. 4 : Boundary strengths
The purpose of BS is to determine the appropriate
strength of the filter applied on the edge. Figure 4 gives
a flowchart for determining the BS value. It indicates
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right and then from top to bottom sequentially on an MB
as in Fig. 5 (a). In [7], Ke Xu et al. evaluated the control
hazards, structure hazards, and data hazards in their
pipeline architecture. In this DF design, we proposed a
4-stage pipeline filtering architecture for 1-D edge
filtering. For edge filtering, several steps need to be
judged or computed. These include the condition to be
decided on each block, the calculations of the threshold
values including alpha, beta, and the clipping functions,
content activity check, and normal or stronger filtering.
The goal of a pipeline design is to balance the length of
each pipeline stage. If the stages are perfectly balanced,
the speedup from pipelining equals the number of
pipeline stages. Therefore, the goal is to perform edge
filtering on an MB with fluent pipeline stages and
without stall cycles. Each filtered output needs 4 clock
cycles to complete filtering. Thus, the total number of
cycles for filtering an MB with 48 edges plus 4 cycles
for initially loading the un-filtered pixels is 4 x 48 + 4 =
196 cycles. To boost the speed of the DF process, the
order of filtering is rearranged in a hybrid pattern to
facilitate the deblocking of the pixels in a 4-stage
pipeline fashion.

that if any one of two adjacent 4x4 blocks is coded with
intra prediction mode and the two adjacent 4x4 blocks
are on the macro-block edge, then the BS value is set to
4. On the other hand, the BS value is set to 3. Moreover,
the BS value is set to 2 when any of two adjacent 4x4
blocks contains non-zero transform coefficients. Finally,
the value of BS is 1 if different reference pictures are
used or the difference between two motion vectors of
the two blocks is greater than or equal to 4 in units of
quarter pixels. For the remaining cases, the BS value is
set to zero.
III. PROPOSED ARCHITECTURE
A. Block Diagram of the Proposed DF Architecture
Figure 5 shows the block diagram of the proposed
4-stage pipeline filter architecture. A 4-stage pipeline
filter inside the DF engine manages pipeline control,
calculations of the threshold values, clipping functions,
pixel filtering, and several conditions on each block
edge based on DF algorithm. The required internal
memory resources including left and upper neighbor
SRAMs, transposition buffers, and left neighbor buffer
are used to store pixels on the top and left boundary of
MB or intermediate filtered pixels. The DF selects input
data produced by these memory blocks obeying the
pixel data dependency according to the MB and the
order of edge filtering. The test bench including some
required filtering parameters such as boundary strength,
un-filtered pixels, QPC, QPY, alpha offset, beta offset,
and external pseudo memory used for storing final data
is designed for verifying the correctness of the proposed
DF Engine across the simulator.

(a) Sequential filtering order.

Fig. 5 : Block diagram of the proposed DF architecture.
B.

Proposed Pipeline Strategy and Order of Edge
Filtering

(b) Adopted hybrid filtering order.

DF requires a very large memory capacity to store
temporary data in the filtering process, so the order of
edge filtering affects the throughput significantly [7].
The order of standardized filtering for DF is from left to

Fig. 6 : Sequential and hybrid order of filtering. The
numbers inside the circles and squares denote the
filtering order.
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We tried many ordering schemes in the simulation
to deal with the hazard issues and finally obtained the
optimal hybrid order as shown in Fig. 5 (b). Although
the hybrid edge order of filtering is not identical to the
sequential order specified in the H.264/AVC standard,
the adopted order still obeys the same rule of filtering
the left edge first and the bottom edge last for each 4x4
block and hence does not affect the data dependency.

employ 4-stage pipeline filtering to boost the speed of
the deblocking filter. The hardware of our deblocking
filter architecture can adaptively achieve 100~196
cycles per MB throughput for H.264/AVC real time
decoding. The architecture is designed in VHDL. The
gate count is only 19.8K when synthesized at 200 MHz,
excluding the memory cost.
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Fig. 7 : Deblocking Filter’s Effects
V. CONCLUSION
A deblocking filter within the motion compensation
loop is used to reduce the artifacts and enhance
subjective views. This work adopts a reasonable strategy
of edge filtering order to enhance the reusability of
intermediate data, and utilizes as few as five
transposition buffers for storing temporary data without
affecting the standard-defined data dependency. We
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Design and Development of 50W Forward Converter
Vinay Kumar H

INTRODUCTION

PWM Controller

The scope of this project is to implement MOSFET
based high precision low size multiple output DC-DC
converter for space applications.

Controller circuit of 50W DC-DC Converter uses
one PWM Controller IC UC1845B.
FEATURES

The topology used for this project is forward
converter. Snubber circuit is connected to reduce
transient voltage across switch in-turn reduce stress on
it. Over current and over temperature protection is
provided to safe guard the system.
In this project input to the converter varies from the
range 18V – 36V. A direct feedback of 28V input is
given to PWM controller UC1845. This IC produces
250 KHz switching pulses and is driven to MOSFET
through a buffer.
The high frequency transformer step down input
voltage to get required output voltage, during this duty
cycle will vary from 40% to 20%. The input current is
sensed by current transformer and given to error
amplifier of PWM IC. The error amplifier output will
compare with constant voltage and accordingly it adjusts
the duty cycle.
Channel 2: 3.3V/5A

Channel 3: 2.5V/2A

Channel 4: 1.8V/2A

Optimized for Off-line and DC To DC
Converters.

•

Low Start Up Current (<1mA).

•

Automatic Feed Forward Compensation.

•

Pulse by pulse Current Limiting.

•

Enhanced Load Response Characteristics.

•

Under-voltage Lockout with Hysteresis.

•

500 kHz Operation.

Oscillator frequency setting
F OSC -1.72/R T .C T
TRANSFORMER DESIGN

⎛
1⎞
Dmax ⋅ Pout ⋅ ⎜⎜ 1 + ⎟⎟
η
⎝
⎠ = 658 .808 mm 4
Ap =
K W ⋅ J ⋅ 10 − 6 ⋅ Bm ⋅ FSW

The output voltage and load current are
Channel 1: 5V/5A

•

Total output power=50W

CORE SELECTED: OR41811UG

BLOCK DIAGRAM

Core Part Number

: OR41811UG

Material

: R Material

Inductance Factor (AL)

: 2300 nH / T2

Np =

Vin (min) ⋅ Dmax
Bm ⋅ Ac ⋅ 10−6 ⋅ FSW

Tratio =

Ns = Tratio × Np

Ns (VOUT + VLD ) + VD ⋅ D max
=
Np
D max⋅ Vin(min)

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

33

Design and Development of 50W Forward Converter

MOSFET SWITCH

From the above equations L1=5.33.10
−5
C1=7.5.10 F

Power MOSFET is selected in such a way that, it
should have lower conduction loss, lower Gate charge
loss, lower Output capacitance loss and lower switching
on & off losses. IPP200N15N3G, 150V, 50A, Rds:
0.02, TO-220 MOSFET is selected for the Primary side
Power MOSFET. This MOSFET will be placed on the
base of mechanical housing to dissipate the heat.

Low pass filter design for output 1 is as follows: .
Inductance and capacitance values are calculated as
follows:-

Vout1 = 5Volt
I out1 = 5 Amp
Vripple1 = 10mVolt

DIODE SELECTION FOR OUTPUT 1 :-

K 1 = 0 .3

Vout1 = 5V ; I out1 = 5 A ; VD1 = 0.42V ; VLD1 = 0.42V
I out1
= 12.5 A
Dmax

I rms1 = I sft1 ⋅ Dmax = 7.906 A
⎛N ⎞
Vsreflected1 = (Vout1 + VTD1 ) + ⎜ s1 ⎟ ⋅ Vin(max) = 35.42V
⎜N ⎟
⎝ p⎠

Vout1 ⋅ (1− Dmin)
5 ⋅ (1− 0.2)
=
= 5.33⋅10−6 H
3
2 ⋅ K1⋅ I out1 ⋅ Fsw 2 ⋅ 0.3⋅ 5 ⋅ 250⋅10

C1 =

K1⋅ I out1
0.3 ⋅ 5
= 7.5 ⋅10−5 F
=
8 ⋅ Fsw ⋅ Vripple1 8 ⋅ 250⋅103 ⋅10⋅10−3
2

SBR40U100CT, 100V, 40A, TO-220A, Common
Cathode.

[(1.01⋅V

5.33⋅10−6 ⋅52

2
2
2
2
out1 ) −Vout1 ] [(1.01⋅ 5) −5 ]

Vripple1
I out1 ⋅ K1

=

= 2.653⋅10−4 F

0.01
= 0.00667Ω
5 ⋅ 0.3

2 X 47uF, 16V, Ceramic, Size: 1812, Similarly for
other outputs selected capacitors are :47uF, 20V,
ESR:0.11E, and 3X10uF, 100V, CECC, ESR: 0.02 Ohm
is selected at the output side to meet the load transient.

Output filter design is done for the nominal load
condition. Inductor & capacitor values for the output
filters in the forward converter are calculated by the
following formulae:

Inductor Design for Output 1

K ⋅ I out
C=
8 ⋅ Fsw ⋅ Vripple

Iout1_ rms = Iout1 ⋅

(3 + K12 )
(3 + 0.32 )
= 5⋅
= 1.014Amp
3
3

Area Product calculation for 5V output is done as
follows:-

LC Filter Design for Output 1

⎛ K⎞
L1 ⋅ Iout1_ rms ⋅ Iout1 ⋅ ⎜1+ 1 ⎟
⎝ 2⎠
Ap _ out1 =
=
−6
Kw1 ⋅ Bm1 ⋅ J ⋅10
Kw1 ⋅ Bm1 ⋅ J ⋅10−6

Low pass filter design for output 1 is as follows: .
values

=

Selected Capacitor :

OUTPUT FILTER DESIGN

capacitance

L1⋅ Iout1

R ESR1 =

Similarly for other outputs selected diodes are
SBR20A60CT, 20A, 60V,TO-220 and MURD620CT,
200V, 6A, D-PAK.

Inductance and
calculated as follows:-

Dmin = 0.2

L1 =

CLT1 =

SELECTED DIODE:

V ⋅ (1 − Dmin )
,
L = out
2 ⋅ K ⋅ I out ⋅ Fsw

H,

LC Filter Design for Output 1

RECTIFIER AND FILTER DESIGN

I sft1 =

−6

L1 ⋅ Iout1_ rms ⋅ I p _ out1

are

Vout1 = 5Volt , I out1 = 5 Amp
Vripple1 = 10mVolt ,

⎛ 0.3 ⎞
5.33 ⋅ 10 −6 ⋅ 1.014 ⋅ 5 ⋅ ⎜1 +
⎟
2 ⎠
⎝
=
= 86.32mm 4
0.6 ⋅ 0.1 ⋅ 6 ⋅ 10 −6

K 1 = 0.3 , Dmin = 0.2

Core Selection:
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CO55131-A2, AL:26nH/T^2 has been selected.

Turns Calculation for 2.5V Output Inductor

⎛ K⎞
⎛ 0.3⎞
L1 ⋅ Iout1 ⋅ ⎜1+ 1 ⎟ 5.33⋅10−6 ⋅ 5⋅ ⎜1+ ⎟
⎝ 2 ⎠=
⎝ 2 ⎠ = 33.84Turns
Ninductor_out1 =
Bm1 ⋅ Ac1 ⋅10−6
0.1⋅ 9.06⋅10−6

N2 =

L1
Ninductor_ out1

2

=

5.33⋅10−6
= 4.655⋅10−9 H / Turn2
33.8482

L 2 =AL1.N 2

Selected core should have inductance value near to or
preferably lower than the calculated value. : CO55131A2 has 26nH/T^2 inductance factor. Therefore, the
required number of turns can be calculated as follows:-

N 1 =11 Turns

ALinductor _ out1 = 26nH / T

Design Steps

L1

Ninductor_out1 =

ALinductor_out1

= 26 ⋅10−9 ⋅142 = 5.096μH

Ac=

=

Vout2:=15V

H

N 2 =33 Turns

Vsex × Dmax × TS
N S × Bm × 10 −6
0.5 × 0.4 × 4 × 10 −6
20 × 0.12 × 10 −6

=0.33 mm2

Vout 2
= 42Turns
N inductor _ out 2 = N inductor _ out1
Vout1

Current transformer is designed by using toroid
core: ZW-40705-TC, AL: 8350nH/T^2.

ALinductor _ out1 . N 2 inductor _ out 2 =45.86.10 −6 H

Similarly for other outputs:
AL:26nH/T^2 has been selected.

−5

Ipft=4.34A

Bias voltage calculation:

L 2 :=

,L 2 =2.831.10

Vsec=0.5V Isec=0.1302A
Rsec=Vsec/Isec=0.5/0.1302=3.9ohm Np=1T, N s =20T

Therefore,

L1 = ALinductor _ out1 ⋅ N

2

Bm_L2=0.014

CURRENT TRANSFORMER

2

5.33⋅10−6
=
=14.27=14Turn
26⋅10−9

2
inductor _ out1

N 2 =33 Turns

K ⎞
⎛
L1 ⋅ I out 2 ⋅ ⎜1 + 1 ⎟
2 ⎠
⎝
Bm_L2=
−6
N 1 ⋅ Ac1 ⋅ 10

Inductance factor can be calculated as
ALinductor_ out1 =

L2
=32.817
AL2

CIRCUIT SCHEMATIC

CoreCO55131-A2,

Turns Calculation for 3.3V Output Inductor
AL1=26.10

−9

H / Turn 2 N 1 =

L1
=11.635,
AL1

N1=11

K ⎞
⎛
L1 ⋅ I out1 ⋅ ⎜1 + 1 ⎟
2 ⎠
⎝
Bm_L1=
=0.161 T
−6
N 1 ⋅ Ac1 ⋅ 10
L 1 =AL1.N 2

2

, L 1 =3.146.10

−6

H
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TEST RESULTS

Output Parameter Measurement @ No Load

Loads of 50W Converters
3.3V/5A,2.5V/2A,1.8V/2A

are

+5V/5A,

Output Parameter Measurement @ 50W Output Load
O/PO/P-2
O/P-3
O/P-4
1(+5V(3.3V(2.5V(1.8VParameter
Channel) Channel) Channel) Channel)
Output Parameter Measurement @ 18V
O/P
Voltage
5.0273
3.3242
2.5040
1.7992
(V)
O/PO/P-2
O/P-3
O/P-4
Parameter 1(+5V(3.3V(2.5V(1.8VChannel)) Channel) Channel) Channel)
Output Parameter Measurement @ 28V
O/P
Voltage
5.0274
3.3243
2.5047
1.7996
(V)

Output Parameter Measurement @ Full Load
Output Parameter Measurement @ 50W Output Load
O/PO/P-2
O/P-3
O/P-4
Parameter 1(+5V(3.3V(2.5V(1.8VChannel) Channel) Channel) Channel)
Output Parameter Measurement @ 18V/3.4A
O/P
Voltage
4.9887
3.2915
2.5057 1.8078
(V) @
load
Load
Resistance
1
0.66
1.25
0.9
(Ω)
Output
Current
4.9887
4.9871
2.004
2.008
(A)

O/PO/P-2
O/P-3
O/P-4
1(+5V(3.3V(2.5V(1.8VChannel)) Channel) Channel) Channel
Output Parameter Measurement @ 36V

Parameter

O/P
Voltage (V)

O/P-4
O/P-3
O/P-2
O/P(2.5V- (1.8V(3.3VParameter
1(+5VChannel)) Channel) Channel) Channel
Output Parameter Measurement @ 28V/2.3A
O/P Voltage
4.9901
3.2920
2.5081 1.8076
(V) @ load
Load
Resistance
1
0.66
1.25
0.9
(Ω)
Output
Current
4.9901
4.9878
2.006
2.008
(A )

3.3243

2.5051

1.7999

WAVEFORMS
Gate waveform

O/P-4
O/P-3
(1.8V(2.5VParameter
Chann
Channel)
el
Output Parameter Measurement @ 36V/1.8A
O/P
Voltage
4.9904
3.2925
2.5105 1.8097
(V) @ load
Load
Resistance
1
0.66
1.25
0.9
(Ω)
Output
4.9904
4.9886
2.0084 2.0107
Current (A)
O/P1(+5VChannel))

5.0276

O/P-2
(3.3VChannel)

Drain waveform
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Circuits,”
226,1986.

CONCLUSION
In this project an attempt has been made to develop
a 50W high frequency four output DC-DC converter.
Literature survey has been made to understand the
different types of DC-DC converter, which gives us an
overview of its characteristics and features. From
Literature survey it is understood that how to select a
converter topology for required applications and what
are the necessary guidelines required for designing a
printed circuit board (PCB).
A detailed analysis has been done on FORWARD
CONVERTER to understand its basic operations and
Theoretical Waveforms. A brief Study has been carried
out on Transformer design, Filter design and its
Advantages and Limitations.
Keeping this point in view an attempt has been
made to develop a 50W four output high frequency
ELECTRONIC POWER CONDITIONERS for defense
applications.
The converter is operating at an efficiency≤80% for
full range of operation. Load regulation, line regulation
& ripple are within the specification.
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Abstract - This article presents the simulation based design of a 2-D multiperiod EBG Antenna structure for WiMax application.
This paper focus on the Gain enhancement by introducing 2-D multiperiod EBG structure for Microstrip antenna. It is seen that the
EBG structure with dielectric material FR4 of dielectric 4.4 (Loss tangent 0.02) in proximity can be optimally placed along with
patch antenna to increase the gain almost double as compared to the patch antenna without EBG structure. The objective of the
paper is to design and study the effect of gap between the patch and the EBG structure on the bandwidth and gain of the antenna. By
placing 2-D multiperiod EBG structure on patch antenna, bandwidth from 5.45 to 5.75 GHz with VSWR 2:1 and Gain of 7.21 dB is
observed. The gain is found to be stable over the entire frequency band. The results are obtained through simulation by using Ansoft
HFSSTM, a commercially available simulator based on finite element method. The size of a typical near optimum antenna is 66.65
mm × 70.49 mm × 1.57mm with the EBG structure of periodic Circular patch of 5 X 5 can be considered suitable for WiMax
application.

I.

structure is designed at operating frequency 5.60 GHz.
In Section 2, EBG antenna is used along with basic
patch antenna and gain of the entire system is optimized.
Then simulation results are obtained and comparisons
are made in Section 3. Conclusions are drawn in Section
4. The motivation of this work is to search for an
applicable antenna with high gain at microwave
frequencies in WiMax application.

INTRODUCTION

Microstrip patch antennas have been used widely in
satellite communications, aerospace, radars, biomedical
applications and reflector feeds, because of their
advantages of a low profile, light weight and
compatibility with integrated circuits. However, they
suffer from disadvantages such as a narrow bandwidth
(Less than 5%), low gain (Less than 6dBi) and
excitation of surface waves, etc [1]. These disadvantages
have limited their applications in many other fields. In
order to overcome the bandwidth and less gain
disadvantages of microstrip antennas, many techniques
have been employed. One such case is uses of EBG
structure are conventionally used as focusing devices to
enhance the directivity gain of the primary source. EBG
antennas have attracted considerable interest in recent
years due to their advantages of high directivity, low
side lobes, simple structure and relatively low-profile [2,
3]. Typically these antennas consist of an EBG
structure, such as a frequency selective surface (FSS) or
partially reflective surface (PRS), placed approximately
half a wavelength above a ground plane containing a
source antenna. The exact distance between the EBG
structure and the ground plane is determined by the
reflection phase of both materials at the operating
frequency. In this article, a 2-D multiperiodic EBG with
5 X 5 circular patch antennas is designed for optimized
gain and directive. This article is organized as follows.
First, the rectangular patch antenna without EBG

PRAPOSED ANTENNA DESIGN
Patch Antenna

Fig. 1 Patch antenna without EBG structure
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First, a planar antenna operating in the frequency
range 5.45 - 575 GHz is designed. The prototype is
shown in Fig. 1. From the set of available materials FR4
with dielectric constant 4.4 and thickness (h) of 1.57
mm is chosen for use as substrate. The patch dimensions
have direct influence on the operating frequency and
gain. The patch length (L) and width (W) are found to
be 11.6 mm and 16.44 mm respectively as shown in
Table.1. The patch antenna is fed with a coaxial feeding
connected to a point of the patch where the input
impedance is 50 ohm.

BW(MHz)

%BW

VSWR

Gain(dB)

285

5.13

1.94 : 1.14

4.33

Table.2 Different parameters values of Patch antenna
without EBG.
Name

X

XY Plot 1

Y

HFSSDesign1

m10.00 5.4550 -10.0005
m2

ANSOFT

Curve Info

5.7400 -9.9320

dB(S(1,1))
Setup1 : Sw eep

-5.00

m2

m1

Elements

L(mm)

W(mm)

h(mm)

Patch

11.6

16.44

0.1

Substrate

66.65

70.49

1.57

d B ( S ( 1 ,1 ) )

-10.00

-15.00

-20.00

Table.1 Dimension of Patch Antenna
-25.00
5.00

5.20

5.40

5.60

5.80

6.00

Freq [GHz]

II. EBG ANTENNA
The HFSS simulator tool is used to build a model
for the EBG antenna. The 2-D multiperiodic EBG
structure antenna is designed using FR4 dielectric with 5
X 5 rectangular patch of length 6 mm and width 6 mm
and above the patch with some gap (g) as shown
in Fig. 2.

Fig.3 Return Loss of Patch antenna without EBG

Name

X

XY Plot 2

Y

HFSSDesign1

8.00
m1 5.4525 1.9462

ANSOFT

Curve Info

m2 5.6000 1.1431

VSWR(1)
Setup1 : Sweep

m3 5.7400 1.9356

7.00

6.00

V S W R (1 )

5.00

4.00

3.00

m1

m3

2.00
m2

1.00
5.00

5.20

5.40

5.60

5.80

6.00

Freq [GHz]

Fig.4 VSWR plot for Patch antenna without EBG
\
Fig. 2 Patch antenna with EBG structure
SIMULATION RESULTS
1.

Patch Antenna without EBG structure

The designed patch antenna without EBG structure
has central frequency of 5.59 GHz and a –10 dB return
loss bandwidth of 285 MHz as shown in Fig.3. The
other parameters like gain, VSWR, Bandwidth and
Bandwidth percentage are obtained as shown in Table.2
Fig.5 Polar plot of Patch antenna without EBG
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2.

PATCH ANTENNA WITH EBG STRUCTURE

The designed patch antenna with EBG structure has
central frequency of 5.60 GHz and a –10 dB return loss
bandwidth of 257.5 MHz as shown in Fig.3. The other
parameters like gain, VSWR, Bandwidth and Bandwidth
percentage are obtained as shown in Table.3

BW(MHz)
300

%BW
5.35

VSWR
1.02

Gain(dB)
7.21

Table.3 Different parameters values of Patch antenna
with EBG.
Name X

XY Plot 43

Y

HFSSDesign1

m1-3.75 5.4675 -9.9670

ANSOFT

Fig.8 Polar plot of Patch antenna with EBG

Curve Info

m2 5.7225 -10.0220

dB(S(1,1))
Setup1 : Sweep

CONCLUSIONS

-5.00

This work demonstrates that patch antenna with
FR4 substrate and 2-D multiperiod EBG structure made
up of FR4 with dielectric constant 4.4 on patch antenna
with a distance of 5 mm operating at 5.45-5.75 GHz
range applicable for WiMax application. The gain of
patch antenna with EBG is around 7.21 dB which is
almost 3/4th as compared to patch antenna without EBG
structure.

d B ( S ( 1 ,1 ) )

-6.25

-7.50

-8.75

m1
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Fig.6 Return loss of Patch antenna with EBG
Name X

XY Plot 42

Y

HFSSDesign1

4.m100 5.4375 2.0027

ANSOFT

Curve Info

m2 5.7550 2.0012

VSWR(1)
Setup1 : Sweep

3.m375 5.6000 1.7791
3.50
3.25

V S W R (1 )

3.00
2.75
2.50
2.25
m1

m2

2.00
m3



1.75
5.00

5.20

5.40

5.60

5.80

6.00

Freq [GHz]

Fig.7 VSWR of Patch antenna with EBG
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Abstract - This paper presents the design and development of an online monitoring system that collects data over time
or distance with a built-in instrument or sensors. Currently, an online data collection system (Vehicle Data logger) from
general vehicle is not available in the market. Only the vehicles’ manufacturers have the tool to access the engine ECU
to monitor the vehicle’s data. Current available automotives meter are display an estimated but inaccurate speed, engine
revolution, fuel and temperature data. This paper developed to record the speed of vehicle, engine revolution (rpm),
engine temperature, fuel volume and distance parameters. The software design of ASIC has been developed to
implement a sophisticated data viewing methods. The program utilized new framework based on track segmenting to
better organize data, instantly provides summaries of segment data and attempts to better display the driving
performance. The characteristic of fuel sender (to determine fuel volume in Litre) and temperature sender (to determine
engine temperature in Celsius) is downloaded to FPGA. All the recorded information are saved in Application IC
chip(8051 IC), which can be reset after load the information to the(personal computer) PC using UART
communication. All the measurements were carried out on selected road track as the field test of total trips about 3
kilometers.
Keywords – V-models, Data Logger, Bench Test, Vehicle Test, ASIC model.

I.

system, and in terms of measurements in real test cars
by logging and analyzing communication data in
prototype installation. The results from measurement
data analysis show the comparison of CAN
communication startup durations between the available
ECU’s in the prototype CAR (German Car AUDI A6
Limousine 3.2 TDI). The advantages of those methods
are the high speed CAN with real time data logging.z

INTRODUCTION

E.Larimore et al (2009) [2] present the
identification and monitoring of automotive engines.
The main objective is to extend and refine the nonlinear
canonical variety analysis (NLCVA). The additional
refinements are developed using general bases of non
linear functions. The method of Leaps and Bounds with
Akaike information criterion AIC are chosen. Delay
estimation procedures are employed to consider the state
order of the identified engine model and also reducing
the number of estimated parameter that affects the
identified model accuracy. The linear Gaussian system
methods was applied to a 5.3L V8 engine to verify
appropriate nonlinear basis functions, engine delay and
decrease the model state from 16 to 7.

William Swihart and Jerry Woll, (1997) [6] have
developed an integrated collision and vehicle
information system for heavy machine. They have
proposed a possible system integration path that would
combine existing collision warning system (CWS)
onboard computers (OBC) capability with next
generation vehicle radar technology and emerging
drowsy driver systems. The challenge to the systems
integrator is to combine relevant data that provides
utility to both the fleet operator and the driver without
adding unnecessary system complexity and cost.

Herpel et al (2009) [3] exposed a straightforward
methodology how to perform prototype measurements
on automotive CAN ECU communication and how to
derive valuable information about controller-specific
startup behavior. Logging and accessing important
aspects of data transmission is done in both the early
phase of system design by mean of simulation or
analytical evaluation of the in-car communication

II. METHODOLOGY
The objective of this study is to measure and
analyze parameters from the developed online
monitoring system. The automotive online monitoring

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

42

Software Design and Development of Online Monitoring System in SOC Encounter

system is designed with microcontroller based for data
logging purposes and requires no input from the driver
of the vehicle. The automotive online monitoring system
records a set of data for each journey made in the
vehicle which is starts when the ignition is switched on
and ends when the ignition is switched off. The Vmodel is applied for the software development process
[8],[10]. The process steps are bent upwards after
coding process to form the type V shape.

B. Hardware And Interfacing
The earlier vehicles were implemented a
conventional network topology. However disadvantage
of this system is the undetectable sensor failure during
the logging system. The data in the CAN BUS are still
available in the network although the sensor is failed to
provide an input. The integration of CAN network
topology with conventional network topology are also
valuable for middle class of vehicle. Most of current
Malaysian Proton Car such as new Exora, Gen2,
Persona and Satria Neo use this combination network
topology.

A. Software Design and Development
The V-model demonstrates the relationships
between each phase of the development life cycle and its
linked phase of testing. The horizontal and vertical axes
represents time or project completeness (left-to-right)
and level of abstraction (coarsest-grain abstraction
uppermost), respectively. The model is illustrated in
Figure 1. On the left side of V-model

The conventional network topology was wellmatched for the purposes of development of data logger
for lower class Malaysian Perodua Kancil 660 and 850
cc car (above year 2002 manufacture). The Perodua
Kancil was selected as a target vehicle because the
engine is already using the electronic ECU as the
instrument cluster. All sensors are integrated with ADC
so that outputs are in digital form . These cars still use
the mechanical type sensors to log the speed, rpm, fuel
and temperature. So these types of vehicle are not
practical for a simple and efficient electronic data
logger.

Fig1 V-model
A. Software Testing Technique
The software testing technique is divided into two
parts that are bench test for module and system test and
vehicle test for real application test. The module test and
system test are performed so that the error can be
detected earlier and eliminated once the software
development has finished. The module test will be
performed at the module level development and system
test will be performed at the system level development.
The equipments used during the module and system test
are oscilloscope, DC power supply, function generator
and decade box. The test cases with the expected result
are drafted before module and system test are
performed. Before the vehicle test is conducted, all of
sensor inputs on the wire hardness are verified to ensure
the sensor input is correct connected to the online
monitoring box. Oscilloscope and multimeter are used
for the sensor measurement. The data collection from
the input sensors of the online monitoring box is done in
real time. All the collecting data were stored in PC
memory.

A 12V voltage supply is used to regulate a dc
supply for microcontroller. The clock generates 8.00
MHz frequency to the Microcontroller. Four input that
comes from difference sensor namely as Speed, Tacho,
Fuel and Temperature. All sensors used are available in
the target vehicle. The speed and tacho sensor will
supply a fussy frequency that represents the value of
speed and revolution per minutes (r.p.m). The fuel and
temperature sensor will forethought the resistance
values that indicate the current value of fuel left in the
fuel tank and the recent engine temperature.
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of gates is usually called an ASIC (Application Specific
Integrated Circuit). ASICs are designed to fit a certain
application. An ASIC is a digital or mixed-signal circuit
designed to meet specifications set by a specific project.
The basic ASIC Design Flow is code to GDS II format
is SOC Encounter.

III. PROPOSED METHODOLOGY
This paper encompass into two major important
part of online monitoring system that are hardware and
software development. The hardware development
describes about the FPGA circuit and circuit interface
from vehicle to the online monitoring system. The
software development explains the ASIC use in the
software design till the verification, validation process.
The online monitoring system is functioning to record
the speed of vehicle, engine revolution (rpm), engine
temperature, fuel volume and distance. The
characteristic of Fuel sender (to determine fuel volume
in Litre) and temperature sender (to determine engine
temperature in Celsius) is dumped to FPGA , which can
be reset after load the information to the PC using
UART communication with Keyword 2000 protocol.

The details of the CADENCE Flow for the
hierarchical design of large integrated circuits

Phase

Verification

Fig.3 Design Flow For UART IP

Validation

Activities
Requirement
Analysis
System Design
Architecture Design
Module Design
Module Test
Integration Test
System Test (Bench
Test and Vehicle
Test)

Table.1 Software Development
(ICs)and systems-on-chip Hierarchical design
methodologies are typically adopted to handle very large
designs or to support the concurrent design of a complex
chip by a design team. Blast Plan Pro meets both of
these requirements and delivers the additional benefit of
predictable design closure.
A USI is the microchip with programming that
controls a computer's interface to its attached serial
devices. Specifically, it provides the computer with the
RS-232C Data Terminal Equipment (DTE) interface so
that it can "talk" to and exchange data with modems and
other serial devices. As part of this interface, the UART
also:

ASIC DESIGN FLOW:
This document briefly explains the usage of SOC
Cadence Electronic Design Automation (EDA) Tool for
the design of the Application Specific Integrated Circuit
(ASIC) Flow ASIC Design Any IC other than a general
purpose IC which contain the functionality of thousands

Fig . 4 UART Block Diagram
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sent together.

Converts the bytes it receives from the computer
along parallel circuits into a single serial bit stream for
out bound Transmission.

Serial communications is used for all long-haul
communications and most computer networks,

On inbound transmission, converts the serial bit
stream into the bytes that the computer handles Adds a
parity bit (if it's been selected) on outbound
transmissions and checks the parity of incoming bytes
(if selected) and discards the parity bit. Adds start and
stop delineators on outbound and strips them from
inbound transmissions. Handles interrupts from the
keyboard and mouse (which are serial devices with
special ports).

Speed=( f*36000)/k-factor
k-factor is 2548 pulse/km and f is the input
frequency. For the Tacho gauge, microcontroller
measures the frequency of the pulses received on the
input and drives the stepper motor to a position
dependent on the frequency. There shall be no visible
‘step’ movement of the Tacho gauge. The tacho
revolution is calculated as (2):

May handle other kinds of interrupt and device
management that require coordinating the computer's
speed of operation with device speeds Serial
transmission is commonly used with modems and for
non-networked communication between computers,
terminals and other devices. At first sight it would seem
that a serial link must be inferior to a parallel one,
because it can transmit less data on each clock tick.
However, it is often the case that serial links can be
clocked considerably faster than parallel links, and
achieve a higher data rate.
Speedometer
Gauge
Spee
Input
d
Freq
(km/
(Hz)
h)
0
0
14.16
20
28.31
40
42.47
60
56.62
80
70.78
100
84.93
120
113.28
160

Tachco Gauge
(Revolution)
Revol
Input
ution
Freq
(r.p.m
(Hz)
)
0
0
25
1000
50
2000
75
3000
100
4000
125
5000
150
6000
200
8000

Fuel
Fuel
(Lit)
5
8
12.5
25
37.5
45
-

Resis
tant (Ώ)
304
284
252
188
124
77
-

Tacho=(f*60)/m-factor

Temperature of
Engine Coolant
Resis
Tem
tant
p
(Ώ)
(˚C)
45
50
112
117
-

Resultsand discution
From the data speeds versus time as in Figure 4, it
has exposed that the target vehicle was moving after 10
seconds the engine was started. But the oil pedal was
pushed before that. The data RPM versus time as in
Figure 5 can show clearer evidence at which second the
driver start to push the oil pedal. Start from second 4
until second 9 it shows how drastically the RPM was
increase from 1153 RPM to 2058 RPM. Normal RPM
for engine without ramp (push the oil .pedal) is about
900 RPM to 1100 RPM with air condition on. The
minimum speed was recorded at the second of 91, the
speed was 2.8 KM/H at 1225 RPM and by the time the
trip was about 0.6 KM. The maximum speed was
achieved at the second of 237 the speed was 57.9 KM/H
at the 3034 RPM. By the time the

222.3
181.1
23.6
20.6
-

Table: 2 Measured Parameters (Bench Mark)
Clock skew between different channels is not an
pulses/km number [k-factor] programmed into the issue
(for unclocked serial links)A serial connection requires
fewer interconnecting cables (e.g. wires/fibres) and
hence occupies less space. The extra space allows for
better isolation of the channel from its surroundings
Crosstalk is less of an issue, because there are fewer
conductors in proximity. In many cases, serial is a better
option because it is cheaper to implement. Many ICs
have Serial interfaces, as opposed to parallel ones, so
that they have fewer pins and are therefore cheaper. In
telecommunications and computer science, serial
communications is the process of sending data one bit at
one time, sequentially, over a communications channel
or computer bus. This is in contrast to parallel
communications, where all the bits of each symbol are

Fig .7 Fuel Volume (litres) versus time (seconds
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sensor input can be monitored by using the online
monitoring data. The existence of the online monitoring
system has an advantage for the vehicle consumers.
Since the system could retrieve accurate signals such as
the fuel volume with resolution 0.01 Litre and the
travelling distance in meter with resolution 100m, actual
speed in km/h with resolution 0.1 km/h and actual
revolution.
Using the online monitoring data the driver can also
detect the defective sensor when the sensor input remain
at certain value or zero during car moving. The driver
could realize the fuel consumption in seconds and can
optimized their driving manoeuvre. The retrieved data
from the sensor can be studied and analyzed for further
improvement of the vehicle. The project is proposed to
upgrade the online monitoring data instead of using
UART communication .The UART speed is 19.2 KBaud
achieved until 1 expensive tool.

Fig. 8 Revolution versus time (seconds)
trip was about 2.1 KM. The fuel volume was fluctuated
due to the tank sender float was going up and down due
to the road is bumpy. The car consumed around 0.02
Litre for 3 km. The Engine

The primary benefit of a 16850 USI is a 128-byte
FIFO buffer that prevents data loss in high-speed serial
communications.The optional 16950 USI provides the
following benefits:8x more baud rates due to 1/8th clock
pre-scalar,128-byte FIFO buffer,9-bit protocol support
and Isochronous mode
REFERENCES

Fig.9 The wave of UART function simulation
Coolant temperature was remains stable at ADC
value 153. The Coolant Fan is activated when the engine
temperature start to increase. This analysis is done
manually and technically from the driving experience
and technical knowledge of vehicle engine. This data
also has been validated with an External GPS Navigator.
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V. CONCLUSION
The ASIC model technique is very helpful for the
software development. The bug can be minimized or
eliminated by performing the module and bench test. It
is also can expedite the time of software development.
The FPGA can support for other application likes
UART, Serial communication likes Manchester code.

[4]

The FPGA has reserved more memory space for
expend the application. The UART communication is
still can be applied for the data logging The Online
monitoring data can save a lot of money and time to
measure the data from the sensors. The behavior of the

Zuraidi Saad, Noor Hafizi Norma, Azhar Efendi
Md Saad, Fairul Nazmie Osman, Khairul Azman
Ahmad, “Design And Development of Universal
Data Logger For Testing Vehicle Performance”,
Conference On Scientific And Social Research
(CSSR), Digest no: 570555 , 2009.
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Abstract - This paper uses the similarity between SHA-224 and SHA-256 algorithms to design the SHA-224/256 IP core oriented
Digital Signature. The IP core uses parallel structure and pipeline technology to simplify the hardware design and improve the speed
by 26%. Finally this IP core is implemented on the Altera’s FPGA EP2C20F484C6 chip. And its simulation result can run rightly
under the 100MHz frequency. This IP core can be widely used in the data integrity and consistency verification, pseudo random
number generation and other areas of cryptography.
Keywords- Digital Signature; SHA-224/256; IP core; FPGA.

I.

INTRODUCTION

II. COMPUTER BUS MEMORY SYSTEM
DESIGN

SHS (Secure Hash Standard) is a hash algorithm
(FIPS PUB 180-1), released by United States National
Institute of Standards and Technology (NIST) in 1995.
Because the algorithm is collision-resistance and nonreversible, it is widely used in the information security
field at present, which are more well-known SSL, IPSec
and PKCS. But as people study the algorithm in-depth,
its security has also been questioned and threatened[1][2].
This has prompted NIST release the latest SHS
specifications (FIPS PUB 180-3) in October 2008. With
the previous version (FIPS PUB 180-2 CHANGE
NOTICE, August 2002), the biggest difference is that
SHA-224 algorithm has been formally included in the
SHS standard. Because SHS algorithm itself is a very
complex algorithm, its calculation is to a larger
quantity, and each iteration needs to rely on the previous
calculation, it is often used hardware implementation to
increase the processing speed[3] . This paper uses the
similarity between SHA-224 and SHA-256 algorithm
and hardware description language to design and
implement the time division multiplexing SHA-224/256
IP core. The IP core will not only be able to generate
digital signature to protect the information integrity and
security, but also generate the double-key of 3DES
algorithm to provide a more reliable, safe, and
convenient keys. So it has a broadapplication prospects.
A typical application of SHA in the digital signature
algorithm is shown in Fig.1.

SHA-224 and SHA-256 are the two kinds of
algorithms in the SHS standard (FIPS PUB 180-3). They
64
can handle input messages whose length is less than 2
bits, but the outputs are separately compressed into 224
bits and 256 bits. SHA-224 algorithm and SHA-256
algorithm have only two differences: first, the initialized
hash values are different; second, the results of SHA224are needed to be truncated.

Figure1. Application Diagram of SHA-224/256 In DigitalSignatures

SHA-256 algorithm has two steps to complete the
calculation. The first step is to preprocess the input
message to be filled and divided, generating 512 bits
blocks. The second step is to calculate the hash value,
that is to say, every block operates to produce the final
results. After dividing blocks, every block messages
can be processed by the following methods. And the
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Determine the data bus width. Because the message
length handled by the algorithm is variable, the external
data bus width and the corresponding control core. From
the third step and sixth step of the algorithm, the
relationship between production and consumption
among them entirely can be handled by the parallel
architecture.

details are described in reference [4].
(1)

Giving K0, K1, …, K63 sixty-four 32-bits K the
initial value.

(2)

Giving H0, H1, H2, H3, H4, H5, H6, H7eight 32bits variables the specified initial hash values.
Every block messages is to do the from step (3)
to(7).

(3)

Divide the 512bits block into sixteen 32-bits
words W0, W1, …, W15.

(4)

For i = 16 to 63

The multiplexing of IP core, a group of registers is
used to achieve the time-division multiplexing of SHA224 and SHA-256 algorithms.
Performance and area optimization, pipelining and
parallel computing architecture will be used to design
simple structure and fast IP core.

7

S0=ROTR (Wi-15)
18

III. SYSTEM DESIGN AND IMPLEMENTATION

3

⊕ROTR (Wi-15) SHR (Wi-15)
7

19

Every sub-module of the entire IP core is designed
according to the data flow of the SHA-256 algorithm.

10

S1=ROTR (Wi-2)⊕ROTR (Wi-2) ⊕SHR (Wi-2)

First, determine the interfaces of the IP core.
Considering the portability of the IP core, 32-bits data
bus and 11-bits control bus. Control bus includes clock
signal, reset signal, control enable signal, function
selection signal, control signal and state signal. Next,
According the relationship between production and
consumption of data flow, the IP core can be divided
into the Data pool, ALU(Arithmetic Logic Unit),
Register files and Counter four parts(shown in Fig.2).
Data pool is used to save the constant and Wt in the
algorithm, including the initial hash value, key value,
and the values of the input words and the expansion
words. ALU is used to complete the arithmetic and
logic operations. Register files are used as the dedicated
registers
to
save
the
values
of
a，b，c，d，e，f，g，h. Counter is added 1 in every
clock rising edge arrives to meet the iterative control.

Wi=Wi-16+S0+Wi-7+S1
(5)

Initialize the hash value, a = H0, b = H1, c = H2,
d = H3, e = H4, f = H5, g = H6, h = H7.

(6)

For i = 0 to 63
2

13

22

S0=ROTR (a)⊕ROTR (a) ⊕ROTR (a)
maj=(a∧b) ⊕(a∧c) ⊕(b∧c)
t2=s0+maj
6

11

25

S1=ROTR (e)⊕ROTR (e) ⊕ROTR (e)
Ch=(e∧f) ⊕(﹁)e∧g)
t1=h+s1+ch+Kt+Wt
h=g, g=f, f=e, e=d+t1, d=c, c=b, b=a, a=t1+t
(7)

Add the hash values a, b, c, d, e, f, g, h
respectively to the variables H0, H1, H2, H3, H4,
H5, H6 and H7.

(8)

Output 256-bits compressed code H0|| H1|| H2||
H3|| H4|| H5|| H6|| H7.

When input the corresponding data and control
signal to the IP core, the IP core does iterative
processing in a block (512 bits).

The signs ∧ , ⊕, ﹁ , + respectively represents
bitwise AND, XOR, NOT and 32-bits addition
m
operation. And ROTR (Wn) represents that Wn rotates
p
right m bits, SHR (Wq) represents that Wq rotates right
p bits. The sign | represents bitwise connect.
As can be seen from the description of the
algorithm, the core of the whole algorithm is the second
step calculating the hash values. The first step can be
achieved by the upper software. Therefore, several
issues need to be solved for the calculation of hash
values.

Figure 2 : IP Core Architecture
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The counter is cleared after every 64 clocks to maintain
synchronization between itself and the word. Its data
flow is the following: Data pool gives Wt and Kt under
the control of the Counter and sends them to ALU. ALU
does the corresponding arithmetic and logic operations
after receiving the data, and save the results to register
files until the end of this iteration. At the beginning, the
blocks, the words and the end, the Register files you
need to provide the corresponding results for ALU or
the output bus under the control of external control
signals and the Counter
A. Data pool
The Data pool consists of look-up table unit and shift
register unit. Look-up table unit is responsible for
looking up the key value of this iteration according to
the counter value. Shift register unit is responsible for
completing the expansion from 16 words to 64 words.
There is sixteen 32-bits registers, respectively recorded
as W0 ,W1,…, W14, Wt. When each 512-bits block is
processed, these registers assign and flow according to
the counter value.

Figure3. The Addition Structure of ‘a’ Value
TABLE1. SYNTHESIS RESULTS

The assignment will be done less than 16, which is
assigning the first i 32-bits word to Wi and Wt .When
the counter is greater than or equal to 16, the flow
operation will be done, that is, the pipelining is used
among the registers to transfer Wi+1 to
Wi（0≤i≤13）and W14 is equal to Wt after every clock
in order to simplify the calculation of Wt circuit which
is satisfying the following expression.
7

18

3

IV. SYNTHESIS AND SIMULATION

N_W1=ROTR (W1)⊕ROTR (W1)⊕SHR (W1)
17

19

10

In this design, this IP core is described by Verilog
HDL language and has been implemented to FPGA
Altera Cyclone EP2C35F672C6. Then it is synthesized
and routed on the QuartusII 8.0. Finally it is simulated
[7]
by ModelSim to test if the IP core is correct.

N_W14=ROTR (W14)⊕ROTR (W14)⊕SHR (W14)
Wt=N_W14+W9+N_W1+W0
B. ALU
In the processing every word, logical operations in
the every iteration may be a simple combination circuit,
while the arithmetic only needs 32 bits adder to
complete.

A. Synthesis results
Table 1 shows the comparison data whether or not
using the CSA adder (Default comprehensive option), in
which the performance is increased by 26% and the
resource consumption is also increased by 26% after
using the CSA adder. Taking into account the internal
structure of FPGA, using the HardCopy technology [8]
turns the IP core to ASIC achieving that the power
consumption will be further reduced and the
performance and speed will be increased by almost
50% [9].

From the description of the algorithm, calculating
‘a’ value is the longest path (It has five additions). So
CSA (Carry Save Adder) of the parallel structure is used
to reduce the carry signal delay[5][6] brought by the
number of additions in order to improve the entire IP
core speed. Due to every summand is also the
intermediate result of the logical operation, it is as the
input of the second level CSA. And the final calculation
results are given by the CPA (Carry-Propagate Adder).
The addition structure of ‘a’ value is shown in Fig.3

B. Timing simulation
Under that the simulation clock is 100MHz, its
simulation waveforms are shown in Fig.3 (SHA-224)
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0be66ce7_2c2467e7_93202906_00067230_

and Fig.4 (SHA-256), in which the input test string is
：1234567890123456789012345678901234567890123
4567890123456 (The length is 448 bits), the result of
SHA-224

66617916_22e0ca9a_df4a8955_b2ed189c.
This IP
core achieves the desired purpose both in function and
timing (consistent with the results of Freeware Hash &
CRC [10]), while the delay and the glitch phenomenon in
the simulation waveform can also accurately reflect the
characteristics of the circuit delay.

Algorithm is：
e1cb99de_19ad01ca_c1cad48b_f5230169_f
d18aaab_1fb2b1ec_a48cd7d5, the result of SHA-256

.

algorithm is：

Figure4. The Simulation Result Of SHA-224

Figure5. The Simulation Result Of SHA-256
.V. CONCLUSION
This paper uses the similarity between SHA-224
and SHA-256 algorithms to design a time division
multiplexing IP core. 32-bits data bus makes this design
has a friendly data interface, and the whole design has a
simple hardware structure and fast running speed and
can be widely used in digital signatures and 3DES key
generation systems.
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Abstract - The matrix converter is a power converter which uses an array of bidirectional switches for power conversion. The single
phase matrix converter consists of 2*2 array of switches and a three phase matrix converter consists of 3*3 array of switches .The
rectifier mode of operation of matrix converter for RC load has been proposed earlier[1]. In the present work a simplified control
strategy for a matrix converter using AVR controller as signal generator is explained. The simulation has been done in both
MATLAB and PROTEUS and a complete hardware set up was also made to verify the operation .Finally a new switching strategy
is being proposed to meet the RL load requirement .
Keywords - matrix converter, bidirectional switch, ATMEGA 32, unity power factor.

I.

is the ratio of true power and apparent power .If the
energy absorbed by the components is more then the
apparent power (which is the sum of true power and
reactive power) will be high and so the power factor will
be low .So a low power factor means the circuit is
withdrawing more current or the circuits wiring has to
carry more current. So power factor should be high at
any cost. Here in both RL and RC load the care has to
be taken to obtain high power factor operation [3].

INTRODUCTION

The paper describes about a matrix converter which
is operating at high power factor .For obtaining this
power factor there should be a particular switching
strategy This switching algorithm is generated by using
the advanced virtual RISC controller ATMEGA 32.The
main feature of a matrix converter is the fully
controllable four quadrant bidirectional switches. The
main features that should be possessed by a power
converter include fully controllable operation, high
power factor operation and high frequency operation.
All the features can be obtained by Matrix converters
and so a large number of researches are being carried
out in matrix converters. The matrix converters are used
in so many applications including aerospace
applications.

III. MATRIX CONVERTER
The matrix converter consists of an array of
bidirectional switches .Depends on the switching
algorithm used the matrix converter can be used as an
ac to ac converter or as an ac to dc converter .The main
attractions of matrix converters are simple and compact
power circuit ,the possibility of obtaining unity power
factor operation etc. The diagram for a matrix converter
is shown in fig 1.

II. POWER FACTOR
While designing a power converter the important
thing that should be considered is that it should operate
in a high power factor. True power is the product of the
rms values of voltages and currents in an ac circuit with
a purely resistive load. But in case the circuit contains
any inductive or capacitive components the actual power
delivered by the circuit will be different from the true
power. If the circuit contains inductive or capacitive
components there will be a voltage drop across it, and it
will withdraw some current also. So there will be energy
absorption across the reactive components. Power factor

Fig.1
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strategy is adopted from the reference paper only, but
control method is modified by using AVR controller
instead of pic microcontroller.

IV. ATMEGA32 CONTROLLER
Here the microcontroller which is used for
controlling the switching algorithm is At mega 32.It is a
high performance 8 bit AVR microcontroller. It has
advanced RISC architecture. It has two 8 bit timers with
separate prescalars and compares modes. It has an
internal calibrated RC oscillator. The operating voltage
for At mega 32 is 4.5 v to 5.5 v. The speed grade is in
the range of 0 -16 MHz The pin diagram of the
microcontroller is shown in fig 2.

This type of switching can be used for RC load for
obtaining high power factor .The new proposed strategy
is for RL load .Most of the industrial loads which will
affect the input power factor is of RL type .So
considering a load of RL type will be very helpful.
A NEW SWITCHING STRATEGY
b. RL load
The new switching strategy for obtaining unity
power factor operation in case of RL load is explained.
At first in the positive half cycle s1a and s3a will be
turned on .Then s3a will be turned off and s4a will be
turned on. Then as it is an inductive load even though
s4a is turned off there will be some current which can
cause damage if not treated properly .So in next step
turn off s1a and s3 b will be turned on. The excess
current will free wheel through s3b and s4a and will
come to zero at the end of positive cycle .In negative
cycle now turn on s1b as s3 b is already in on energy
will be stored in the inductor through s3b and s1b.Now
s1b is turned off and s2 b will be turned on so that the
stored energy get discharged across the load. Next s3 b
will be turned off and s1a will be turned on so that the
excess current will freewheel through s1a and s2b
.Again the same switching strategy will be repeated in
next positive half cycle and so on.

Fig. 2
V. RECTIFIER MODE OF OPERATION
a.

RC load

The operation of the matrix converter as a rectifier
is explained below .First RC load is considered .The
switching algorithm is controlled by using avr controller
Atmega 32 .Refer the diagrams below[4].

Fig. 4
Fig. 3

The detailed switching sequence and pulse diagram
is given below.

The switches s1a and s3a will be turned on, then
energy will be stored in the inductor .Then in positive
cycle only s3a will be turned off and s4a will be turned
on. Now the energy stored in the inductor gets
discharged across the load. As phase detector output is
given to s1a and s4a the charging and discharging of
inductor occurs simultaneously with the start of each
cycle. That is the input voltage will be in phase with the
input current. Again in negative half cycle the same
procedure repeats with s2b s4b and s3b .This switching

•

POSITIVE HALF CYCLE
SWITCH S1A S1B S2A S2B S3A S3B S4A S4B
MODE 1 ON OFF OFF OFF ON OFF OFF OFF
MODE 2 ON OFF OFF OFF OFF OFF ON OFF
MODE 3 OFF OFF OFF OFF OFF ON

ON OFF
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•

NEGATIIVE HALF CYCLE

•

RESULTS OBTAINED

SWITCH S1A S1B S2A S2B S3A S3B S4A S4B

Input voltage AC

MODE 1 OFF ON OFF OFF OFF ON OFF OFF

Output voltage DC

39.6 v

MODE 2 OFF OFF OFF ON OFF ON OFF OFF

Switching frequency

5 kHz

Boost Inductor

3 mH

MODE 3 ON OFF OFF ON OFF OFF OFF OFF

20 v

MOSFET
VI. SIMULATION ,HARDWARE SET UP AND
RESULTS

VII. CONCLUSION

The existing switching strategy is verified using
MATLAB software and also a hardware prototype was
developed to verify the performance using At mega 32
microcontroller.
•

STP55NF06

From the above discussion it is clear that a high
power factor matrix ac to dc converter for RC load can
be easily made by using ATMEGA 32 controller
.Further verifications are required in the new proposed
switching strategy for RL load as hardware prototype is
yet to be done. In future the work may be extended by
confirming the switching strategy for RL load both by
simulation and hardware prototype. More attention has
to be given in developing more powerful bidirectional
switches.

Hardware prototype picture
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•

Simulation circuit

The simulation is done in MATLAB software and
given below. In the scope a dc voltage is obtained across
the load.



Fig. 6
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Abstract - Pulse width modulation has been one of the most intensively investigated areas of power electronics for many years now,
and the number of combinations seems to be endless. However, according to a hierarchal consensus, Space Vector Modulation
techniques are ranked higher in order of merit, based on harmonic performance. In this paper, Space Vector PWM Switching scheme
is employed for a dual two level inverter feeding an Induction motor from both ends (open end winding). The decoupled SVPWM is
employed for the dual-inverter scheme in order to realize the reference voltage vector. The Gating pulses are correspondingly
generated for the dual inverters in order to realize the reference voltage, and the respective voltages are fed to 1kW open end
windings of an induction motor drive. The harmonic content of the three phase currents in the motor are analyzed with an
appropriate variation in its modulation index. Thus the performance in terms of harmonic analysis is carried out using
Matlab/SIMULINK for an open end winding induction motor drive.
Keywords- Dual-inverter, Decoupled SVPWM, Open-end winding induction motor

I.

modulation index the corresponding change in the
harmonic content in both the cases is observed through
the simulation results.

INTRODUCTION

Various PWM schemes are presented for the twolevel inverters and their effects on the load are also
continuously investigated. Thrive to get improved
performance is on the anvil employing suitable PWM
technique/s or using multi-level inverters. Multi-level
inverters are finding increasing research opportunities
and it is clearly evident in the past few years. This is due
to the reduced total harmonic distortion (THD) in the
output voltage and genesis of higher voltage with use of
series connections of lower voltage rating switching
devices. Towards this end, a dual-inverter topology
employing open-end winding induction motor drive is
introduced that is capable of generating multi-level
voltage output .Many PWM schemes are reported in the
literature on the dual inverter topology that aims at
improving the output voltage THD performance,
common mode voltage minimization and elimination.
The decoupled SVPWM strategy in the present case is
used as its name suggests where the SVPWM scheme is
applied on both the inverters feeding the open end
windings. The gating pulses for the dual inverters are
separately generated and inverter output voltages are
provided to the three phases of the motor. The harmonic
content in the motor phase current is analyzed by
comparing both the cases when the motor is fed by
single inverter and dual inverters. With a change in the

II. DUAL TWO-LEVEL INVERTER SCHEME
The power circuit configuration of the dual twoinverter inverter feeding an open-end winding induction
motor is shown in Fig.1. The open-end winding
induction motor is obtained by simply opening the
neutral point of the star connected stator windings of the
motor, leaving all the six ends of the three-phase stator
windings, accessible to be fed from both its ends (Fig.1).
The individual two-level inverters are said to attain 8
switching states independent of the other. These
switching states are represented as 1-8 and 1’-8’
respectively for inverter-1 and 2 respectively and are
tabulated in Table-1.

Fig (1).Power circuit configuration of dual two-level
inverter
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In Table-1, a ‘+’ means the top switch in the
inverter is on, and a ‘-’ means it is off. This results in a
total of 64 switching combinations that are possible with
the present power circuit topology. Each switching
combination in the dual-inverter generates a space
vector and the combined space vector diagram covering
all the 64 switching combinations are shown in Fig.2. In
Fig.2, each side of the sector is equal to a voltage of
Vdc/2 only unlike the voltage of Vdc in the conventional
two-level inverter.

′
′

′
′

(7)
(8)

Where Vaa′, Vbb′, Vcc′ are the three-phase voltages of the
dual-inverter fed induction motor drive.

Fig. 2. Space vector locations of dual two-level inverter
TABLE-1Switching states of the individual inverters
III. DECOUPLED PWM SCHEME
The reference voltage vector to be realized by the
dual inverter is shown as Vref in Fig.2. It can be resolved
into two equal and opposite half components as Vref /2
and −Vref /2. The vector addition of the later and the
former results in the generation of actual reference
vector as:
Vref = Vref /2 − (−Vref /2)

(1)

Fig. 3. Principle of decoupled PWM technique and
switching voltage vector, reference voltage vector
projections on α and β axis

These individual reference voltages are synthesized
separately by the two two-level inverters using SVPWM
[19] and are depicted in Fig.3 from Fig.2 & 3 it can be
identified that
180

-

In Fig.3, the switching vectors V1x, V2x (x=0, 1, 2,
3, 4, 5, 6) for inverter-1 & 2 can be identified and are
defined as:

(2)

The voltage vector OV1 is synthesized by inverter-1
and OV2 by inverter-2 respectively and are given as:

(9)

(3)
′

′

(10)

(4)

′

Where Vdc is the DC bus voltage and SA1, SB1, SC1
are the switching states of inverter-1 and SA2, SB2, SC2
are the switching states of inverter-2. These switching
states can attain values 1 or 0 depending upon the status
of the top switching device of the legs of the inverters. If
the top switching device of the inverter is on, it is '1'
else '0'.

where vao, vbo, vco are three-phase pole voltages of
inverter-1 and va'o, vb′o ,vc′o are three-phase pole voltages
of inverter-2 The actual vector can now obtained using
the vectors defined in eqns.(3) & (4) as:
′
′

′
′

′

(5)
(6)
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The referrence voltage vector (Vref in Fig.2) is
situated at an angle Ө w.r.t the
t α-axis. Thee references to
the individual inverter woulld then be Vreff /2 where one
is at angle 'Ө' while the otheer is at an anglee‘180+ ' both
measured w..r.t the β-axxis (Fig.3).Thhe respective
references aree synthesized by the inverrters and the
switching vecttors for inverteer-1 can be identified as V11,
V12 &V10 and V24, V25&V20 for
f inverter-2 (Fig.3)
(

For instance, for the situation
s
depiccted in Fig.3, if the
switchinng vector V12 iss used, it has components
c
OA
A and
AB alonng the α & β - axes respecttively (applicabble to
inverter--1). Hence, thee voltage vectoors can be idenntified
along thhe α & β - axxes as AC annd DB respecttively.
Similarly
y, for inverterr-2, the actuaal reference vooltage
vector will
w have the ccomponents as OR & OS annd the
switchinng vector (V25) will have OP & OS as
a the
componeents along thee α & β - axees and thereforre the
error vooltage vectors can be identiffied as PR annd SQ
respectiv
vely along thhe α & β - axes (Fig.33).The
Harmonic content in the three phaase currents of
o the
g these compoonents
induction motor is annalyzed along
with α & β –axes. Thee total content of harmonics in the
three ph
hases of the motor will be modified with
predomiinant change inn the modulattion index of the
t so
connecteed inverters.

IV. ANALYS
SIS OF CURR
RENT HARMONICS IN
THE DUA
AL TWO-LEV
VEL INVERT
TER
SCHEME
E
With thee decoupled SVPWM teechnique, the
reference vecttor Vref is decooupled into twoo equal halves
as described inn the previous section. These space vectors
are shown in Fig.3 and are said to fall in
n sector 1 (for
inverter-1) andd sector 4 (for inverter-2). With
W inverter-1
and 2, the spaace vectors Vreef /2,−Vref /2 reespectively are
realized in thee average sensee using three nearest
n
voltage
vectors of the sector in whicch the tip of refference vector
lies. To realiize Vref /2, innverter-1 switcches between
vectors V10, V11, V12, V17 wiith timing interrvals of T10/2,
T11, T12, T17/2 respectively for
f the center-sspaced PWM .
Similarly, invverter-2 switchhes between V20, V24, V25,
and V27 with timing interv
vals of T20/2, T24, T25, and
vely.
T27/2 respectiv

V. RES
SULTS & DIS
SCUSSIONS
Thee dual two-llevel inverterr with decooupled
SVPWM
M switching sccheme feeding power to open end
winding induction m
motor drive is
i simulated using
SIMULINK ssimulation sooftware. Thenn the
Matlab/S
results are
a verified exxperimentally.. A DC-bus vooltage
of 200 volts
v
is chosen to run the drivve and V/f conttrol is
maintainned in the enttire speed rang
ge of the induuction
motor. A total of 48 saamples is choseen in the entire work
coveringg one cycle of the output volltage, irrespectiive of
the moduulation index of
o the drive (sppeed of the mottor).

A fixed Number
N
of sam
mples (48) are employed for
the implementtation of space vector modulaation per cycle
in the entire range of operattion. The switcching patterns
of both the invverters is as sho
own in the fig (4).
(

Thee gating pulsess of the top sw
witching devicces of
the indivvidual inverterrs (depicting thhe timings Tgaa, Tgb,
Tgc for invrter-1
i
and Tga′ , Tgb′ , Tgcc′ for inverter-22) are
shown in
i Fig.5.The tthree phase poole voltages of
o the
individu
ual inverters wiill be a replica of the gating pulses
p
shown in
n Fig.6 except for their voltag
ge levels.

Fig (4) Switcching Pattern for
fo Inverter 1 annd Inverter 2
The actuaal reference volltage vector (F
Fig.3) that is at
an angle of θ w.r.t the α-axxis can be reso
olved into two
a
the α & β - axes as OC and OD
components along
respectively. Similarly,
S
the eight switchinng vectors off
the inverter caan also be split into the α & β components.

Fig (5) Gating Pulses for Inverter-1(Tga,Tgb,Tgc)) and
Inveerter- 2(Tga’,T
Tgb’,Tgc’) for the modulationn
index 0.4
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Here, the modulation ind
dex is defined as the ratio off
the length of the reference space vector (Vref) and the
DC-bus voltagge (Vdc).The experimentally
y obtained aphase pole volltages of the tw
wo inverters, difference in aphase pole voltages, motor a-phase volltage and the
motor a-phasee no-load currennt for a modullation index off
0.4
are
as
show
wn
in
the
t
fig(6).

Fig (7) Simulated Ressults Of %THD
D for single invverter
fed (T
Top trace) and dual inverter fed
fe (Bottom traace)
Induction motor drivve for a modulation index of 0.4
a different levvels of
Varrious changes iin the %THD at
Modulattion index are presented in taable (2).With this
t it
is reiteraated that as the modulation index increasees, the
harmoniic content in thhe motor phase currents is redduced.

mulated pole voltages
v
of inveerter-1 and
Fig (6) .Sim
inverter-2 (T
Top 2 traces), Difference
D
in a-phase
a
pole
(Vaa′) voltagees (3rd trace), a-phase
a
motor phase voltage
(4th trace), motor a-phasee current (5th trrace), for a
modulation index of 0.4

VI. CONCLUSION

parison in term
ms of harmoniic content for
The comp
both the casess when the mootor is fed by single
s
inverter
and dual invverters is donne by the to
otal harmonic
distortion aloong with the respective chhange in the
corresponding
g modulation index. For instance the
simulated resuults of harmo
onic distortion for both the
cases for a modulation
m
ind
dex of 0.4 are as shown in
fig (7).

Thee dual two-llevel inverterr is capablee of
generatin
ng three levvel output voltage using the
decoupleed SVPWM sccheme. The am
mount of harm
monic
content in the motor phase
p
currents when
w
error volltage
between
n the referencee voltage vecttor and the acctual
voltage vectors applieed by the indiividual inverteers is
identifieed using the prrocedure propoosed in this paaper.
The rmss value of thiss harmonic con
ntent is decreaasing

Table (2
2) Total Harmoonic Distortion
n of line currennts of
the innduction motorr for different modulation
m
inddex
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with the increase in the modulation index of the dualinverter feeding the open-end winding induction motor.
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Abstract - This letter proposes a rotor flux amplitude reference generation strategy for doubly fed induction machine based wind
turbines. It is specially designed to address perturbations, such as voltage dips, keeping controlled the torque of the wind turbine,
and considerably reducing the stator and rotor over currents during faults. In addition, a direct torque control strategy that provides
fast dynamic response accompanies the overall control of the wind turbine. Despite the fact that the proposed control does not totally
eliminate the necessity of the typical crowbar protection for this kind of turbines, it eliminates the activation of this protection during
low voltage dips..
Keywords- Crowbar protection, direct torque control, doubly fed induction machine, reference generation strategy, voltage dips.

I.

INTRODUCTION

This letter focuses the analysis on the control of
doubly fed induction machine (DFIM) based high
power wind turbines when they operate under presence
of voltage dips. Most of the wind turbine manufacturers
build this kind of wind turbines with back to back
converter sized to approximately 30% of the nominal
power [1]. This reduced converter design provokes that
when the machine is affected by voltages dips, it needs
a special crowbar protection [2] in order to avoid
damages in the wind turbine and meet the grid code
requirements.
The main objective of the control strategy proposed
in this letter is to eliminate the necessity of the crowbar
protection when a low-depth voltage dip occurs. Hence,
by using direct torque control (DTC), with a proper
rotor flux generation strategy, during the fault it will be
possible to maintain the machine connected to the grid,
generating power from the wind, reducing over
currents, and eliminating the torque oscillations that
normally produce such voltage dips. In Fig.1 the wind
turbine generation system together with the proposed
control block diagram is illustrated. The DFIM is
supplied by a back-to-back converter through the rotor,
while the stator is directly connected to the grid.

Fig.1.Wind energy generation system based on the DFIM

This letter only considers the control strategy corresponding
to the rotor side converter. The grid side converter is in charge
to keep controlled the dc bus voltage of the back-to back
converter and reactive power is exchanged through the grid by
this. As can be noticed from Fig.1 the DFIM control is divided
into two different control blocks. A DTC that controls the
machine’s torque (Tem) and the rotor flux amplitude
with
high dynamic capacity, and a second block that generates the
rotor flux amplitude reference, in Order to handle

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

59

DIRECT TORQUE CONTROL FOR DOUBLY FED INDUCTION MACHINE-BASED WIND TURBINES UNDER VOLTAGES DIPS AND WITHOUT CROWBAR PROTECTION

+

cos ω

,

sin ω

.

(2)

Sinusoidal currents exchange with the grid will be
always preferred by the application during the fault. It
means that the stator and rotor currents should be
sinusoidal.
However, by checking the expressions that relate
the stator and rotor currents as a function of the fluxes
L

,

σL L
L

.

σL L

(3)

It is appreciated that it is very hard to achieve
sinusoidal currents exchange, since only the rotor flux
amplitudes controlled by a DTC technique.

Fig. 2 Simulation comparison of DFIM behavior, without (8)
and with (**) proposed reference generation. (a) Stator voltage.
(b) Torque*. (c) Stator and rotor fluxes*. (d) Rotor currents*.
(e) Stator currents*. (f) DC bus voltage**. (g) Torque**. (h)
Stator and rotor fluxes**. (i) Rotor currents**. (j) Stator

currents**
with voltage dips. When the wind turbine is affected
by a voltage dip, it will need to address three main
problems:1) from the control strategy point of view, the dip
produces control difficulties, since it is a perturbation in the
winding of the machine that is not being directly controlled
(the stator); 2) the dip generates a disturbance in the stator
flux, making necessary higher rotor voltage to maintain
control on the machine currents; and 3) if not the special
improvements are adopted, the power delivered through the
rotor by the back-to-back converter, will be increase of
voltage and currents [2] in the rotor of the machine,
provoking finally, an increase of the dc bus voltage [3].
Taking into account this, depending on the dip depth
and asymmetry, together with the machine operation
condition at the moment of the dip (speed, torque,
mechanical power, etc.),implies that the necessity of the
crowbar protection is inevitable in many faulty situations.
However, in this letter, a control strategy that eliminates the
necessity of the crowbar activation in some low depth
voltage dips is proposed.

Consequently, as proposed in next section, a
solution that reasonably cancels the exponential terms
from (3) is to generate equal oscillation in the rotor flux
amplitude and in the stator flux amplitude. Finally, as it
will be later shown that the quality of the currents is
substantially improved with this oscillatory rotor flux,
rather than with constant flux.
III. ROTOR FLUX REFERENCE GENERATION
STRATEGY
As depicted from Fig. 3, the proposed rotor flux
amplitude reference generation
strategy, adds a
reference rotor flux
term (
) to the required
amplitude accordating to the following expression:
With

, the estimated stator flux amplitude and

│ │ voltage of the grid (not affected by the dip). This
voltage can be calculated by several methods, for
instance, using a simple small bandwidth low-pass filter,
as illustrated in Fig.3. It must be highlighted that
constants K1-K5 from (2) are not needed in the rotor flux
reference generation reducing its complexity.

II. ANALYTICAL STUDY
When a voltage dip occurs, the stator flux evolution of the
machine is imposed by the stator voltage equation

.

(1)
Fig .3 Rotor flux reference generation strategy

In general, since very high stator currents are not
allowed the stator flux evolution can be approximated
by the addition of a sinusoidal and an exponential term
(neglecting Rs)

=

|

|

.

(4)
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Note that at steady state without dips presence, the
term
will be zero. However, when a dip occurs,
the added term to the rotor flux reference will be
approximately equal to the oscillations provoked by the
dip in the stator flux amplitude. For simpler
understanding, the voltage drop in the stator resistance
has been neglected.

V. CONCULSION
Simulation results have shown that the proposed
control strategy mitigates the necessity of the crowbar
protection during low depth voltage dips. In fact, the dc
bus voltage available in the back-to-back converter,
determines the voltage dips depth that can be kept under
control.
For future work, it would be interesting to explore
the possibility to generate a modified reference of rotor
flux and torque, in order to be able to address deeper
voltage dips without crowbar protection.

IV. SIMULATION RESULTS
The simulated wind turbine is a 2 MW, 690
V, ⁄
1⁄3 and two pair of poles DFIM. The main
objective of this simulated validation is to show the
DFIM behavior when a low depth [in this case 30%, as
illustrated in Fig.2 (a)] symmetric voltage dip occurs
with and without the proposed flux reference generation
strategy and at nearly constant speed. The simulations
are performed in MATLAB/Simulink.
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eliminate mechanical stresses to the wind turbine. This
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disturbance,” IEEE Trans. Power Syst., vol. 21, no.
4, pp. 1782-1789, Nov. 2006.
[3] X.Dawei, R. Li, P. J. Tavner, and S. Yang. “Control
of a doubly fed induction generator in a wind
turbine during grid fault ride-through,” IEEE Trans.
Eergy Convers., Vol. 21, no. 3, pp. 750-758, sep.
2006.



Finally, it can be said that the proposed control is
useful at any operating point of the wind turbine, as well
as at any type of faults (one phase, two phases). The
performance will be limited only, when the rotor voltage
required is higher than the available at a given dc bus
voltage.
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Abstract - This paper presents the methods to reduce dynamic power consumption of a digital Finite Imppulse Respanse (FIR) filter
these methods include low power serial multiplier and serial adder, combinational booth multiplier, shift/add multipliers, folding
transformation in linear phase architecture and applied to fir filters to reduce power consumption due to this glitching is also
reduced. The minimum power achieved is 110mw in fir filter based on shift/add multiplier in 100MHZ to 8taps and 8bits inputs and
8bits coefficients. The proposed FIR filters were synthesized implemented using Xilinx ISE Spartan 3E FPGA and power is analized
using Xilinx XPower analyzer.
Keywords: low power, booth multiplier, folding transformation.

I.

coefficient. In[5] presents the method reduce dynamic
switching power of a fir filter using data transition
power diminution technique . This technique is used on
adders, booth multipliers. In this research proposes a
pipelined variable precision gating scheme to improve
the power awareness of the system. This research
illustrates this technique is to clock gating to registers in
both data flow direction and vertical to data flow
direction within the individual pipeline stage based on
the input data precision. The rest of the paper is
structured as follow. Section2 gives a brief summary of
fir filter theory and in Section3 presents the architecture
adopted in our implementation. Comparison of our
implementation with those done is given at section4.
Finally section5 provides the conclusion of this paper.

INTRODUCTION

Finite impulse response (FIR) filters are widely
used in various DSP applications. In some applications,
the FIR filter circuit must be able to operate at high
sample rates, while in other applications, the FIR filter
circuit must be a low-power circuit operating at
moderate sample rates. The low-power or low-area
techniques developed specifically for digital filters can
be found in Parallel processing can be applied to digital
FIR filters to either increase the effective throughput or
reduce the power consumption of the original filter.
While sequential FIR filter implementation has been
given extensive consideration, very little work has been
done that deals directly with reducing the hardware
complexity or power consumption of parallel FIR filters.
Traditionally, the application of parallel processing to an
FIR filter involves the replication of the hardware units
that exist in the original filter. The topology of the
multiplier circuit also affects the resultant power
consumption. Choosing multipliers with more hardware
breadth rather than depth would not only reduce the
delay, but also the total power consumption [2]. A lot of
design methods of low power digital FIR filter are
proposed, for example, in[3] they present a method
implementing fir filters using just registered adders and
hardwired shifts. They extensively use a modified
common sub expression elimination algorithm to reduce
the number of adders. In they have proposed a novel
approach for a design method of a low power digital
baseband processing. Their approach is to optimize the
bit width of each filter coefficient. They define the
problem to find optimized bit width of each filter

II. FIR FILTER THEORY
Digital filters are typically used to modify or alter
the attributes of a signal in the time or frequency
domain. The most common digital filter is the linear
time-invariant (LTI) filter. An LTI interacts with its
input signal through a process called linear convolution,
denoted by y = f * x where f is the filter’s impulse
response, x is the input signal,and y is the convolved
output. The linear convolution process is formally
defined by:

LTI digital filters are generally classified as being
finite impulse response (i.e., FIR), or infinite impulse
response (i.e., IIR). As the name implies, an FIR filter
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are added to form the final product through a final
adder.

consists of a finite number of sample values, reducing
the above convolution sum to a finite sum per output
sample instant. An FIR with constant coefficients is an
LTI digital filter. The output of an FIR of order or
length L, to an input time series x[n], is given by a finite
version of the convolution sum given in (1), namely:

where f[0] 0 through f[L 1] 0 are the filter’s L
coefficients. They also correspond to the FIR’s impulse
response. For LTI systems it is sometimes more
convenient to express in the z-domain with

where F(z) is the FIR’s transfer function defined in the
zdomain

Fig.2: Block Diagram of Multiplier Architecture
The block diagram of traditional multiplier is depicted
in Fig.2. It employs a booth encoder block, compression
blocks, and an adder block. X and Y are the input
buffers. Y is the multiplier which is recoded by the
booth encoder and X is the multiplicand. PPG module
and compressor form the major part of the multiplier.
Carry propagation adder (CPA) is the final adder used to
merge the sum and carry vector from the compressor
module. For radix-4 recoding, the popular algorithm is
parallel recoding or Modified Boothrecoding . In
parallel radix-4 recoding, Y becomes :

by
L-1

The Lth-order LTI FIR filter is graphically interpreted in
Fig.1. It can be seen to consist of a collection of a
“tapped delay line,” adders, and multipliers. One of the
operands
presented to each multiplier is an FIR coefficient, often
referred to as a “tap weight” for obvious reasons.
Historically, the FIR filter is also known by the name
“transversal filter,” suggesting its “tapped delay line”
structure[7].

That truth table it shown in tableI.
TableI. Truth Table for Booth encoding

Fig. 1: FIR filter in the transposed structure.
III. IMPLEMENTATION FIR FILTER
In this paper, the linear-phase architecture and
MAC architecture are considered. There are four design
to reduce the power consumption.

In our design we described Booth function as three
basic operations, which they called ‘direction’, ‘shift’,
and ‘addition’ operation.

3.1 Mac Fir Filter Based Booth Multiplier
A multiplier has two stages. In the first stage, the
partial products are generated by the booth encoder and
the partial product generator(PPG), and are summed by
compressors. In the second stage, the two final products

Direction determined whether the multiplicand was
positive or negative, shift explained whether the
multiplication operation involved shifting or not and
addition meant whether the multiplicand was added to
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partial products. The expressions for Booth encoding
were stated below as :

Many algorithm transformation techniques are
available for optimum implementation of the digital
signal
processing
algorithms.
Reducing
the
implementation area is important for complex
algorithms, such as the receiver equalizer in the metal
link digital communications. For example Folded
architectures provide a trade-off between the hardware
speed and the area complexity. The folding
transformation can be used to design time-multiplexed
architectures using less silicon area. Power consumption
can be even reduced with the folding transformation.
Thus folding is a technique to reduce the silicon area by
time multiplexing many operations (e.g. multiply & add)
into single function units Folding introduces registers
Computation time increased.Fig.5 show linear phase
folding architecture fir filter.[2]

Fig.3: Booth encoder and PP(m=2i)
The Booth encoder was implemented using two
XOR gates and the selector using 3MUXes and an
inverter Careful optimization of the partial-product
generation can lead to some substantial delay and
hardware reduction.[8] In the normal 8*8 multiplication
8 partial products need to be generated and accumulated.
For accumulation seven adders to reduce power are
requiuerd but in the case of booth multiplier only 4
partial products are required to be generated and for
accumulation three adders, reduced delay required to
compute partial sum and reduces the power
consumption.[5]

Fig.5: linear phase folding architecture fir filter.

3.2 Linear-Phase-Folding Architecture Fir Filter Based
Booth Multiplier

3.3 Mac Fir Filter Based Low Power Serial Multiplier
And Serial Adder

If the phase of the filter is linear, the symmetrical
architecture can be used to reduce the multiplier
operation. Comparing Fig.1 and Fig.4, the number of
multipliers can be reduced half after adopting the
symmetrical architecture. But number of adders remains
constant and it is the basic

Digit-serial implementation styles are best suited
for implementation of digital signal processing systems
which require reduce dynamic power consumption for
desing MAC fir filter we use of low power serial
multiplier and low power serial adder consider the bitserial multiplier:shown in Fig.6 where the coefficient
word length is four bits. this architecture contains four
full adders, four multipliers, and some delay elements.
in this multiplier the carry-out signal of every adder is
feed back after a delay to the carry-in signal of the same
adder. the critical path of this architecture is w fulladder delays. the traditional approach for designing the
digit-serial structure involves unfolding this structure by
a factor equal to the digit-size n . however, the resulting
critical path would be w +n full-adder delays; which can
be further reduced to n full-adder delays after pipelining
reduction in the critical path below n full-adder delays is
not possible because of the presence of feedback loops.
the multiplier (which is just an and gate in the bitserial
case) fig.6 show low power serial multiplier.[10]

model to develop the proposed architecture.

Fig.4: Linear-phase filter with reduced number of multipliers

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

64

Implementation of Low Power Digital FIR Filter Design Based on Low Power Multipliers And Adders

TableIV. Power Consumption [4]

TableV. Power Consumption8 taps, 16bits coefficion,
8bits input[5]

Fig.6: low power serial multiplier
3.4 Fir Filter Based Shift/Add Multiplier
Fir filter is implemented using the shift and
method. We perform all our optimization in
multiplier block. The constant multiplications
decomposed in to additions and shifts and
multiplication complexity is reduced.

add
the
are
the

VI. COMPARISIONS
Designs equipped to 8bit and 16bits adders, 8bit
multiplier and are accomplished via VHDL hardware
description language by using Xilinx ISE software
synthesized and implemented on FPGA in spartan3E
family.
Also power is analized using Xilinx XPower
analyzer. Tables [II,III,IV,V] shows the comparison
between power consumption , numbers of LUTs,
numbers of Slices and FFs and the type of device that
has been used in different articles and the characteristic
of our filters designed has been shown in tables VI,VII.
Table II. slices, LUTs and FFs Comparisons[3]

Fig.7: Power consumption of 8bits and 8 tap FIR
filter[6]
TableVI. Power Consumption proposed filter

Table III. slices Comparisons[3]
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TableVII. characteristic of our filters designed

VII. CONCLUSION
In This paper we presented a low power and low
area FIR filter. For reduce power consumption and area
we are using of combination booth multiplier, low
power serial multiplier and serial adder folding
transformation in linear phase architecture. These filters
were compared for area and power with other common
implementations and it demonstrated that our approach
is
most effective for implementations with the
constraints of low cost and low power. The proposed
FIR filters have been synthesized and implemented
using Xilinx ISE Spartan-3E FPGA and power is
analized using Xilinx XPower analyzer.
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Abstract - Series compensation has been successfully employed for many years in electric power networks. Series capacitor
compensation has a tendency to act as a negative damping on torsional vibrations of nearby turbine generator units. However, their
presence in the system may lead to the Sub-synchronous resonance (SSR) phenomenon especially for the nearby generating plants
that have a direct or a near radial connection to series capacitor compensated line. In an attempt to analyze the SSR phenomenon,
analysis has been done on Second Benchmark model system using both frequency analysis and eigenvalue techniques with three
phase fault for different compensation levels. This analysis has been carried out using Matlab control system toolbox.
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I.

There are damping elements between the two masses
and each mass has a damping element.

INTRODUCTION

Series capacitors have been used extensively since a
long time as an effective means of increasing the power
transfer capability of long transmission lines. Series
capacitors introduce a capacitive reactance in series with
the inherent inductive reactance of a transmission line,
thereby reducing the effective inductive reactance.
Series capacitors significantly increase transient and
steady-state stability limits, in addition to reactive power
and voltage control. One transmission project,
consisting of 1000 miles of 500 kV transmission lines,
estimates that the application of series capacitors
reduced the project cost by 25%. Until 1971, it was
generally believed that up to 70% series compensation
could be used in any transmission line with little or no
concern. However, in 1971 it was learned that series
capacitors can create an adverse interaction between the
series compensated electrical system and the springmass mechanical system of the turbine-generators. This
effect is called sub synchronous resonance (SSR). Since
it is the result of a resonant condition and it has a natural
frequency below the fundamental frequency of the
power system.

Fig.1 System Under study
The electrical system has a single resonant
frequency, fer, and the mechanical spring-mass system
has a single natural frequency, fn.
The electrical system may be a complex grid with
many series compensated lines resulting in numerous
resonance frequencies fer1, fer2, fer3, etc. Likewise, the
turbine-generator may have several masses connected
by shafts (springs), resulting in several natural torsional
frequencies (torsional modes) fn1, fn2, fn3, etc. Hence, the
system is adequate to present the physical principles of
SSR. For any electric system disturbance, there will be
armature current flow in the three phases of the
generator at frequency fer. The positive sequence
component of these currents will produce a rotating
magnetic field at an angular electrical speed of 2ߨfer.
Currents are induced in the rotor winding due to the
relative speed of this rotating field and the speed of the
rotor. The armature magnetic field, rotating at an
angular frequency of fer, interacts with the rotor’s dc

II. SSR PHENOMENON
For the discussion of SSR a simple system,
consisting of turbine-generator connected to a single
series compensated transmission line as shown in Fig 1
is considered. The turbine-generator has only two
masses connected by a shaft acting as a torsional spring.
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field, rotating at an angular frequency of fo, to develop
an electromaggnetic torque component
c
on the generator
rotor at an angular
a
frequeency of fo-fer. This torque
component coontributes to toorsional interacction [1]. The
effect of SS
SR is analyzzed using thhese torsional
oscillations

IV. TOR
RQUE AMPL
LIFICATION AND SPEED
D
DEV
VIATION

M CONFIGUR
RATION
III. SYSTEM
The systeem considered in the presen
nt work is the
IEEE second benchmark model
m
[5] wiith additional
booster transfoormer block [A
Appendix-I]. The
T single line
diagram is sho
own in Figure 2.
2 A single gennerator of 600
MVA, 22kV is
i connected too infinite bus bar through a
transformer and
a
two transm
mission lines.. The line is
series compennsated for 55% transmission line
l reactance.
The transiennt disturbancee considered for torque
amplification study is achievved through a three-phase
t
to
ground fault, applied at t = 0.02 sec andd cleared after
0.017 sec. Thee spring-mass system
s
is compposed of three
masses viz. the
t
generator, low-pressuree turbine and
high-pressure turbine. The model
m
is built and simulated
using Powerr System block-set conjuunction with
Simulink. Thee block-set usses the Matlabb computation
engine to sim
mulate and anaalyze the interraction of the
electrical netw
work with thhe mechanicall part of the
system. Both the
t electrical network
n
and thhe spring-mass
system are reepresented in Matlab
M
in theeir differential
equations. Thiis model is lib
beralized aboutt an operating
point (Bus1) and
a arranged inn state space foor analysis and
simulation purrposes [1,7].

Tablee 1: Speed deviiations of geneerator- LP and H
HP
turbine.
Thee IEEE bennchmark system with boooster
transform
mer is simulateed for a three phase
p
fault occcurred
at 0.02 sec
s and speed deviations andd torque at diffferent
levels of
o compensatioon are tabulatted in table 1. The
speed deviations arre reduced as the leveel of
compenssation increasses. The torqque output is also
reduced as the compennsation is increased.
GENVALUE A
ANALYSIS
V. EIG
Eigeenvalue analyssis for SSR is a direct approacch for
torsionall interaction annd induction geenerator effect since
Eigen values
v
can bee analyzed by
b linear metthods.
Followin
ng approach haas been employyed.
1.

Moddeling of poweer system by itts positive sequuence
moddel.

2.

Moddeling of thhe generator electrical nettwork
paraameters

3.

Moddeling of thee turbine-gen
nerator spring-mass
systtem with zero ddamping.

4.

Calcculating the eeigenvalues off the interconnnected
systtems.

Thee real componeent of eigenvalu
ues that correspponds
to the suub-synchronouus modes of thhe turbine generator
spring-m
mass system sshows the seeverity of torssional
interaction. The real component of
o eigenvaluess that
correspoond to only eleectric system resonant
r
frequeencies
shows the
t severity off the inductio
on generator effects
e
problem
m.
Thee eigenvalues to be analyyzed for torssional
interaction can be idenntified by compparing the imagginary
e
eigenvaluue with the modal
m
frequenciies of
part of each
the sprinng-mass system
m. The correspponding real part
p of
the eigeenvalue is a quantitative indication of the
dampingg for that modee. If the eigenvvalue has a neggative
real parrt, positive daamping is inddicated. If it has
h a
positive real part, negaative damping is
i indicated.

Fig 2: Matlaab Simulink model for analyzzing the sub
s
synchronous
resonance effectt.
A boosterr transformer is added to the
t block and
subsynchronouus resonance iss investigated by
b varying the
boosting effeect of the transformer. Further, the
frequency an
nalysis and Eigen
E
value analysis are
performed andd results are disscussed.
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EIGENVALUE ANALYSIS

VI. SUBSYNCHRONOUS RESONANCE
ANALYSIS

There is a need to verify severity of sub
synchronous conditions which can be accurately
accomplished using eigenvalue analysis. This can be
performed using Matlab control system toolbox.

FREQUENCY ANALYSIS:
The existence of the subsynchronous mode in the
proposed system can be identified by frequency domain
calculation of network impedance at bus 1. The
impedance of the network as function of frequency is
computed for 55% series compensation levels and
booster transformer. The network’s frequency spectrum
is shown in Fig 3.

Once the state space model of the system is
obtained, based on its set of linearized differential
equations, the eigenvalues and eigenvectors can be
readily calculated using Power System Blockset which
provides the state space model for the network and
spring mass system individually.
The Eigenvalue of the electrical network with
booster transformer is shown in table 2. The imaginary
part indicates the frequencies of the oscillatory modes,
while the real part represents the damping factor of these
modes. For stable conditions all eigenvalues should in
the left of imaginary axis.
S.No
1
2
3
4
5
6
7
8
9
10
11

Fig 3: Impedance diagram of the system with booster
transformer.
The resonant frequency occurs at 37.5 Hz. The
natural frequencies (fer) due to parallel resonance are
clearly identified for a particular compensation. In the
simulation, the value of capacitive reactance is of 0.55
per unit. This gives the total system impedance of
0.0052 + j0.0243 per unit. The value of 0.0297 per unit
capacitive reactance corresponds to 55% compensation
of the 0.0540 per unit inductive reactance of the
transmission line. The practical upper limit for series
compensation of long transmission lines is up to 70 %.
Using the given value of capacitance, the resonant
frequency of the transmission line is computed as
follows:

ω0 =

1
LC

=

Eigen No.

Real part
[s-1]

Imaginary Part
Frequency
(rad/s)

1,2

-2.49800

240

3,4

-2.29517

236

5,6

-0.8083

149

7,8

-0.0013

0

9
10
11

-6.5713
-6.0474
-2.1177

0
0
0

Table 2: Eigen values of the system with booster
transformer.
Imaginary Part
Real part
S.No Eigen No.
Frequency
-1
[s ]
(rad/s)
1
1,2
-2.6381
243
2
3
3,4
-2.382
238
4
5
5,6
-0.8486
150
6
7
7,8
-0.0023
0
8
9
9
-6.92055
0
10
10
-6.3038
0
11
11
-2.1620
0

Xc
= 0.7416 p.u. =232.98 rad/s.
Xl

The zero sequence impedances are not required for
the computations. This corresponds to a frequency of f =
37.07 Hz. which is clearly in the range of frequencies
that may give rise to a subsynchronous resonance with
the turbine-generator shaft.In terms of Eigen value
computations, we can expect eigenvalues with complex
pairs in the neighborhood of ω=2Πf ± ω0..

Table 3: Eigen values of the system with out booster
transformer.

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

69

Analysis of Subsynchronous Resonance Effect in Series Compensated Line with Booster Transformer

The analysis has also been done without the
booster transformer and the eigen values are indicated in
Table 3

all these signals correspond to max speed deviation and
torque.

The real part magnitude of corresponding resonant
frequencies are minimised. The frequency magnitude is
also decreased with insertion of booster transformer.
VII. TIME DOMAIN SIMULATION

Time domain simulation is most useful to study
torque amplification, where maximum turbine-generator
shaft stress for predicting fatigue life expenditure of the
shaft and the risk of dynamic conditions can be
determined.
VIII. RESULTS AND DISCUSSIONS

Table 2: Power flow and torque for different
compensation.

Figure 4 and 5 shows the effect of series
compensation level on the magnitude of the torque
oscillation between generator and low-pressure turbine
and low pressure and high-pressure turbine. For every
case of shunt compensation the fault clearing time is
0.017 sec. The decrease in maximum magnitude of the
torques of the two shaft segments, Gen-LP and LP-HP is
evidenced when the shunt compensation level is
changed from 10% to 40% with booster transformer.
The fault clearing time has significant effect on the
magnitudes of torque oscillations. Figure 4 shows the
oscillation of the torques, the percentage speed
deviations. The fault clearing time is 0.017 sec for 55%
level of series compensation.
Fig. 5 shows that the variation of voltage, current
and capacitor voltage for different levels of
compensation. From fig. 4 it is clear that as the
compensation is altered by varying the shunt inductor
inductance of booster transformer, there is a significant
decrease in the magnitude of the speed deviation and
torque. The peak variations are tabulated in table 1. The
torque amplification due to series capacitor is reduced
by increasing the shunt compensation.

Fig 4: waveforms for the variation speed deviation and torque

Table 3 shows the variation of power and torque of
the system considered for different compensation level.
The power transfer capability is slightly reduced as
shunt compensation is increased. The voltage magnitude
and current magnitudes have no significant change.
The negative real part indicates the positive
damping whereas the positive real part indicates the
negative damping [7]. From the table it is observed that
the damping coefficient is
positive by which the
system is "damped" and the oscillations will gradually
die out which can be observed in Fig 4 and 5 These
figures shows the phenomenon for the 55% of
compensation on system model #1.The peak values of

Fig 5: Transient response of the system
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CONCLUSION

Sub synchronous resonance effect is studied using
IEEE Second Benchmark system with booster
transformer and the results have been investigated. It is
observed
that
series
compensation
produces
Subsynchronous resonance, during fault conditions. This
effect is counteracted with the help of booster
transformer which acts as shunt compensation. The fault
condition is created using MATLAB and the behavior of
the system is studied using the speed and torque
deviations. It is concluded that there is a significant
decrease in torsional oscillations and speed deviations.
The study under Eigen values approach is analyzed
and concluded that the system considered is well stable
and damped for 55% of series compensation. Different
compensation levels by varying the booster transformer
have been investigated and the results obtained have
proved that system is stable as compensation is
increased. Due to shunt compensation there is
significant decrease in magnitude of torsional
oscillations which are caused by series compensation.

Fig A-3 transient response with 30 % compensation
This appendix shows the advantage of using booster
transformer over the simple inductive compensation.
The torque and speed deviation are more when only
shunt inductive compensation is used. Fig ‘s A-1 and A2 shows the variation of speed and torque change and it
is observed that the max speed change is less than ± 4%
for the system with only booster transformer where as it
is almost 6 % with simple inductive compensation. The
torque oscillations have a maximum peak of 4 p.u for
the system employing booster transformer, whereas for
the system with simple inductive compensation is nearly
6.5 p.u.

APPENDIX-I

A booster transformer can be considered as a
variable inductor that may affect the natural frequency
of the transmission line. When this happens, interactions
with the generators may be present, with SSR
occurrence.

Fig A-1speed and torque variation with booster transformer

Fig A-4. Booster transformer modeling.
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Abstract - This paper proposes three Carrier Overlapping PWM (COPWM) methods that utilize the (CFD) control freedom degree
of vertical offsets among carriers. They are: COPWM-A, COPWM-B, COPWM-C these three methods are simulated . This paper
presents a comparative study of diode clamped and cascaded three phase five-level inverters based on sinusoidal PWM& modified
space vector PWM control techniques. Performance analysis is based on the results of simulation study conducted on the operation
of the multilevel inverters using MATLAB/ SIMULINK. For comparison purposes, non-overlapping phase disposition PWM (PD
PWM) using SPWM and modified space vector PWM is also presented. The performance parameters chosen the work included
fundamental output voltage and total harmonic distortion. . A hardware set up was developed for a single-phase 5-level cascaded
inverter topology using constant pulses.
Keywords- Multilevel concept, Diode clamped and Cascaded Multi level inverters, Multi level carrier signals, Pulse width
modulation, Total Harmonic Distortion.

I.

¾

INTRODUCTION

Multilevel power conversion technology is a very
rapidly growing area of power electronics with good
potential for further development. The most attractive
application of this technology is in the medium-to-highvoltage range, motor drives, power distribution, and
power conditioning applications. In recent years,
industry demands power in the megawatt level.
Controlled ac drives in the megawatt range are usually
connected to medium-voltage network. Today, it is hard
to connect a single power semiconductor switch directly
to medium voltage grids. For these reasons, a new
family of multilevel inverters has emerged as the
solution for working with higher voltage levels [4].

The selection of the best multilevel topology for
each application is often not clear and is subject to
various engineering tradeoffs. By narrowing this study
to the DC/AC multilevel power conversion technologies
that do not require power generation.
Multilevel inversion is a power conversion strategy
in which the output voltage is obtained in steps thus
bringing the output closer to a sine wave and reduces the
total harmonic distortion (THD). Various circuit
configurations namely diode clamped, flying capacitor
and cascaded, etc., have been proposed [5].

In general multilevel inverter can be viewed as voltage
synthesizers, in which the high output voltage is
synthesized from many discrete smaller voltage levels.
The main advantages of this approach are summarized
as follows:
¾

They can generate output voltages with
extremely low distortion and lower (dv/dt).

¾

They can operate with a lower switching
frequency.

¾

Their efficiency is high (>98%) because of the
minimum switching frequency.

They are suitable for medium to high power
applications.

II. SYSTEM CONFIGURATION

Fig. 1 Multilevel concept for (a) two level (b) three
level and (c) n- level
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Multilevel inverter structures have been developed
to overcome shortcomings in solid-state switching
device ratings so they can be applied to higher voltage
systems. The multilevel voltage source inverters [10]
unique structure allows them to reach high voltages with
low harmonics without the use of transformers. The
general function of the multilevel inverter is to
synthesize a desired ac voltage from several levels of dc
voltages as shown in Fig.1. draw input current with very
low distortionTable.1. Compares the power component
requirement per phase leg among the two multilevel
voltage source inverters mentioned above. The table
shows that the number of main switches and main
diodes needed by the inverters to achieve the same
number of voltage levels is the same.
Diode
clamped
Inverter

Devices
Main
switching
Devices
Main diodes
Clamping
diodes
Dc Balancing
Capacitors
Balancing
Capacitors

Vdc/2

1

1

1

1

0

0

0

0

-Vdc/4

0

0

0

1

1

1

1

0

-Vdc/2

0

0

0

0

1

1

1

1

Table.2 Switching states for diode clamped 5 level
inverter

Cascaded
Inverter

2(m-1)

2(m-1)

2(m-1)

2(m-1)

(m-1)*(m-2)

0

m-1

m-1/2

0

0

Fig. 2. Configuration of three-phase diode clamped Five
Level Inverter (C 5LI)
IV. CASCADED FIVE LEVEL INVERTER
The cascade H-bridge inverter is a cascade of Hbridges, or H-bridges in a series configuration. A single
phase 5-level cascade H-bridge inverter is shown in fig
(4) and the three phase cascade H-bridge inverter for
five-level inverter is shown in fig (5). A N level
Cascaded H bridge inverter consists of series connected
(N-1)/2 number of cells in each phase. Each cell consists
of single phase H bridge inverter with separate dc
source.

Table.1. Component requirements per phase of diode
clamped &cascaded Multilevel inverters
III. DIODE CLAMPED FIVE LEVEL INVERTER
Fig. 2 shows a five-level diode-clamped converter
in which the dc bus consists of four capacitors,C1 ,C2
,C3 , and C4 . For dc-bus voltage Vdc , the voltage across
each capacitor isVdc/4 ,and each device voltage stress
will be limited to one capacitor voltage level through
clamping diodes.
To explain how the staircase voltage is
synthesized, the neutral point n is considered as the
output phase voltage reference point. There are five
switch combinations to synthesize five level
voltages
across a
and n.
Output
Voltage

Switching sequence
Sa1

Sa2

Sa3

Sa4

Sa11

Sa21

Sa31

.

Sa41

0

1

1

0

0

1

1

0

0

Vdc/4

0

1

1

1

1

0

0

0

Fig.3. Configuration of single-phase Cascaded Five
Level Inverter (C 5LI)
There are four active devices in each cell and can
produce three levels 0, Vdc/2 and –Vdc/2. Higher voltage
levels can be obtained by connecting these cell in
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3). Switching redundancy for inner voltage levels are
possible because the phase voltage output is the
sum of each bridges output.

cascade and the phase voltage van is the sum of voltages
of individual cells, van= v1 + v2+ v3 + :::: + vn. For a
three phase system, the output of these cascaded
inverters can be connected either in configuration

Output
Voltage

4). Potential of electric shock is reduced due to the
separate dc sources.
Dis-advantages:

Switching sequence

1.
1

Sa21

Sa3

1

Sa1

Sa2

Sa3

Sa4

Sa1

Sa4

0

1

1

0

0

0

0

1

1

Vdc

1

0

0

0

0

1

1

1

2Vdc

1

0

1

0

0

1

0

1

-Vdc

0

1

1

1

1

0

0

0

-2Vdc

0

1

0

1

1

0

1

0

1

Limited to certain applications where separate dc
sources are available.

V. MODULATION STRATEGIES FOR
MULTILEVEL INVERTERS
A number of modulation strategies are used in
multilevel power conversion applications. They can
generally be classified into three categories:

Table.3. Switching states for Cascaded 5 level inverter

•

fundamental Frequency switching strategies

•

Space Vector PWM strategies

•

Carrier based PWM strategies

Of all the PWM methods for cascaded multilevel
inverter, carrier based PWM methods and space vector
methods are often used but when the number of output
level is more than five, the space vector method will be
very complicated with the increase of switching states.
So the carrier based PWM method is preferred under
this condition in multilevel inverters. This paper focuses
on carrier based PWM techniques which have been
extended for use in multilevel inverter topologies by
using multiple carriers.
VI. CARRIER BASED PWM METHODS BASED
ON CFD COMBINATION USING SPWM
This paper presents three COPWM methods that
utilize the CFD of vertical offsets among carriers. They
are: COPWM-A, COPWM-B, COPWM-C. The above
three methods are simulated in this work. For
comparison purposes, a non overlapping Sub Harmonic
PWM(SHPWM) method is also presented in this work
For m-leve inverter using carrier overlapping
technique,m-1carriers with the same frequency fc same
peak-to-peak amplitude are disposed such that the bands
they occupy overlap each other the overlapping vertical
distance between Vertical distance between each carrier
is Ac /2. The Reference waveform has amplitude of Am
and frequency of fm and it is centered in the middle of
the carrier signals. The reference wave is continuously
compared with each of the carrier signals. If reference
wave is more than a carrier signal, then the active
devices corresponding to that carrier are switched on.
Otherwise, the devices switch off.

Fig. 4. Configuration of three-phase Cascaded Five
Level Inverter (C 5LI)
The advantages and disadvantages of cascaded H-bridge
inverter is as follows:
Advantages:
1). The series structure allows a scalable, modularized
circuit layout and packaging since each bridge has
the same structure.
2). Requires the least number of components
considering there are no extra clamping diodes or
voltage balancing capacitors.
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A. COPWM-A strategy using SPWM
The vertical offset of carriers for five level inverter
with COPWM-A method is illustrated in Fig.6. It can be
seen that the four carriers are overlapped with other and
the reference sine wave is placed at the middle of the
four carriers.

Fig.7. Carrier arrangement for COPWM-C using SPWM
strategy
D. Phase Disposition strategy using SPWM
In phase disposition PWM method all the carriers
are in phase. In this method all the carriers are displaced
without overlapping. Fig.9. demonstrates the sinetriangle method for a three-level inverter.
Fig.5. Carrier arrangement for COPWM-A using
SPWM strategy

m = A /(2* A ) (3)

B. COPWM-B strategy using SPWM
Carriers for five level inverter with COPWM-B
method are shown in Fig.7. It can be seen that they are
divided equally into two groups according to the
positive/negative average levels. In this type the two
groups are opposite in phase with each other while
keeping in phase within the group.

Fig.8. Carrier arrangement for PD using SPWM strategy
VII. CARRIER BASED PWM METHODS BASED
ON CFD COMBINATION USING MODIFIED
SVPWM
In the SPWM scheme for two-level inverters, each
reference phase voltage is compared with the triangular
carrier and the individual pole voltages are generated,
independent of each other [6]. To obtain the maximum
possible peak amplitude of the fun common mode
voltage, Voffset1, is added to the reference phase
voltages [9, 1], where the magnitude of Voffset1 is
given by

Fig.6.Carrier arrangement for COPWM-B SPWM
strategy

Voffset 1 =

C. COPWM-C strategy using SPWM
Carriers for five level inverter with COPWM-C
method are shown in Fig.8. In this pattern, the carriers
invert their phase in turns from the previous one. It may
be identified as PWM with amplitude-overlapped and
neighboring-phase-interleaved carriers. Actually, pattern
B and C can be looked on as a second control freedom
change besides offsets in vertical the carriers' have
horizontal phase shift from pattern A

− (Vmax + Vmin )
--(1)
2

In (1), Vmax is the maximum magnitude of the three
sampled reference phase voltages, while Vmin is the
minimum magnitude of the three sampled reference
phase voltages, in a sampling interval. The addition of
the commons mode voltage, Voffset1, results in the
active inverter switching vectors being centered in a
sampling interval, making the SPWM technique
equivalent to the modified reference PWM technique.
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VIII.SIMULATION RESULTS FOR SPWM AND
MODIFIED SVPWM STRATEGIES FOR
BOTH DIODE CLAMPED AND CASCADED
INVERTERS

A. COPWM-A strategy using modified SVPWM

The diode clamped and cascaded three phase five
level inverter is modeled in SIMULINK using power
system block set. Switching signals for cascaded
multilevel inverter are generated using SPWM and
modified SVPWM techniques.
Fig.9.Modified reference voltages for a 3-phase fivelevel COPWM-B SVPWM scheme
B. COPWM-B strategy using modified SVPWM

Fig.13.Output voltage generated by COPWM-A
SPWM

Fig.10.Modified reference voltages for a 3-phase fivelevel COPWM-B SVPWM scheme

C. COPWM-C strategy using modified SVPWM

strategy for diode clamped 5LI
Fig.14.FFT plot for COPWM-A SPWM
strategy

Fig.11.Modified reference voltages for a 3-phase fivelevel COPWM –C SVPWM scheme
D. Phase Disposition strategy using modified
SVPWM
Fig.15. FFT plot for COPWM-B SPWM strategy
Fig.12.Modified reference voltages for a 3-phase fivelevel PD – SVPPWM scheme

Fig.16. FFT plot for COPWM-C SPWM strategy
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Fig21. FFT plot for COPWM-C SVPWM strategy
Fig. 17.FFT plot for PD SPWM strategy

Fig.22. FFT plot for PD SVPWM strategy
IX. SIMULATION RESULTS FOR CASCADE 5LI

Fig.18. Output voltage generated by
COPWM-A
SVPWM strategy for diode clamped 5LI

Fig.23.Output voltage generated by COPWM-A
SPWM strategy for Cascaded 5LI

Fig.19. FFT plot for COPWM-A SVPWM
strategy

Fig. 24.FFT plot for COPWM-A SPWM strategy

Fig.20. FFT plot for COPWM-B SVPWM strategy
Fig. 25. FFT plot for COPWM-B SPWM strategy
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Fig.31. FFT plot for COPWM-C SVPWM strategy
Fig. 26. FFT plot for COPWM-C SPWM strategy

Fig.32. FFT plot for PD SVPWM strategy

X. COMPARISON OF THD FOR DIFFERENT
PWM TECHNIQUES OF CASCADED 5LI

Fig. 27.FFT plot for PD SPWM strategy

Input voltage

= 400v

Switching frequency = 10 KHz
Modulation index
Fig.28. Output voltage generated by COPWM-A
SVPWM strategy for Cascaded 5LI

= 0.866
SPWM

PWM
Tenchinque

Modified
SVPWM
Funda
mental %TH
voltage

Funda
mental
voltage

%THD

COPWM-A
COPWM-B
COPWM-C

287.1
221.6
283

22.70
24.50
33.69

346.3
264.8
302

19.38
23.74
31.14

PD

245.8

34.81

250.9

24.08

Table .4. Summary of simulation results for three-phase
diode clamped 5LI

Fig.29. FFT plot for COPWM-A SVPWM strategy

PWM
Tenchinque
COPWM-A
COPWM-B
COPWM-C
PD

Fig.30. FFT plot for COPWM-B SVPWM strategy

SPWM
Funda
mental %THD
voltage
292.1
14.97
259.7
23.21
289.1
17.60
299.9
12.09

Modified
SVPWM
Funda
mental %THD
voltage
349.9
6.86
311.6
17.27
318.4
13.99
328.5
8.70

Table .5. Summary of simulation results for three-phase
cascaded 5LI
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Abstract - The power transfer capability of electric transmission lines are usually limited by large signals ability. Economic factors
such as the high cost of long lines and revenue from the delivery of additional power gives strong intensive to explore all
economically and technically feasible means of raising the stability limit. On the other hand, the development of effective ways to
use transmission systems at their maximum thermal capability. Fast progression in the field of power electronics has already started
to influence the power industry. This is one direct out come of the concept of FACTS aspects, which has become feasible due to the
improvement realized in power electronic devices in principle the FACTS devices should provide fast control of active and reactive
power through a transmission line. The UPFC is a member of the FACTS family with very attractive features. This device can
independently control many parameters. This device offers an alternative mean to mitigate transmission system oscillations. It is an
important question is the selection of the input signals and the adopted control strategy for this device in order to damp power
oscillations in an effective and robust manner. The UPFC parameters can be controlled in order to achieve the maximal desire effect
in solving first swing stability problem. This problem appears for bulky power transmission systems with long transmission lines. In
this paper a MATLAB Simulink Model is considered with UPFC device to evaluate the performance of Electrical Transmission
System of 22 kV and 33kV lines. In the simulation study, the UPFC facilitates the real time control and dynamic compensation of
AC transmission system. The dynamic simulation is carried out in conjunction with the N-R power flow solution sequence. The
updated voltages at each N-R iterative step are interpreted as dynamic variables. The relevant variables are input to the UPFC
controllers.
Key words: UPFC model, Power Flow Analysis (N-R load flow method), MATLAB / SIMULINK..

I.

INTRODUCTION

In competitive electricity markets the most
important component is Transmission system/ network
and it serves as the key mechanism for generators to
compete in the supply to reach large users. With the
restructuring in power supply industry and open access
the importance of controllers for achieving Flexible AC
Transmission systems (FACTS) is increasing.
Comprehensive FACTS Controller referred to as the
Unified Power Flow Controller (UPFC). It utilizes the
synchronous voltage sources to provide comprehensive
control of power flow in transmission systems [1].
Installing the UPFC can improve power transfer
capability. The UPFC is an advanced power system
device capable of providing simultaneous control of
Instantaneous speed of response voltage magnitude,
active and reactive power flows in an adaptive fashion.
It has
•

Extended functionality

•

Capability to control voltage, line impedance and
phase angle in the power system network

•

Enhanced power transfer capability

•

Ability to decrease generation cost

•

Ability to improve security and stability

•

Applicability for power flow control, loop flow
control, load sharing among parallel corridors [2-3].

In this paper, the development of a comprehensive
method for steady state power flow analysis of a
transmission system with UPFC Simulink Model to
evaluate the performance of a single electrical
transmission line system has been focused. This device
offers an alternative mean to mitigate transmission
system oscillations. It is an important question is the
selection of the input signals and the adopted control
strategy for this device in order to damp power
oscillations in an effective and robust manner. The
UPFC parameters can be controlled in order to achieve
the maximal desire effect in solving first swing stability
problem. This problem appears for bulky power
transmission systems with long transmission lines.
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effect of UPFC [6-7-8] on a transmission line. It is
carried out to verify the utility of UPFC device. The
UPFC could be considered as comprehensive real and
reactive power compensation capable of independently
controlling voltage profile as well as the real and
reactive powers in the line. The corresponding
simulation models with and without UPFC are
developed in MATLAB / SIMULINK [9- 10]
environment for the following cases.

Dynamic simulation of the UPFC controllers will
remove the assumption that the specified UPFC control
objectives have been achieved in the steady state UPFC
model. The new UPFC model for power flow analysis is
based on the explicit dynamic simulation of both the
shunt converter and series converter controllers. The
dynamic simulation is carried out in conjunction with
the N-R power flow solution sequence. The updated
voltages at each N-R iterative step are interpreted as
dynamic variables. The relevant variables are input to
the UPFC controllers. The response of the controllers to
the inputs, subject to the limits and priority specified in
the controllers, are the voltage sources associated with
shunt and series converters. The voltage sources are
input to power network at UPFC locations for the
subsequent N-R iteration. The constraint solution
problem encountered in previous UPFC steady state
model in which there are interactions among the UPFC
equations representing the control objectives and
inequality constraints representing the operating limits is
avoided completely. The relative priority in UPFC
control is inherently taken in to account in the new
formulation via the direct simulation in a dynamical
form of the UPFC controllers. The overall simulation
can be considered to be a hybrid one in which dynamic
simulation based model of the UPFC is combined with
the N-R power flow method for power network. The
applications of the simulation technique are those in
power systems planning and design where UPFCs are
proposed. This device offers an alternative means to
mitigate power system oscillations. Thus an important
question is the selection of the input signal and the
adopted control strategy for these devices in order to
damp power oscillations in an effective and robust
manner. This paper work shows that UPFC is an
effective device to improve the power flow in
transmission system by incorporating UPFC in
transmission line. Since it is a solid state controller
which can be used to control active and reactive power
flow in a transmission line.

III. TESTING OF 22KV AND 33KV
TRANSMISSION LINE SYSTEM WITHOUT
UPFC DEVICE.
The basic function of the electric power system is to
supply electrical energy to consumers as economical as
possible with an acceptable level of reliability. An
efficient transmission system is expected to have the
optimum capability to provide the transfer of electrical
energy between the point of supply and the point of
delivery. Transmission line performance assessment
depends on data collection capabilities and performance
metrics to ensure continued grid adequacy and security.
The testing of single line transmission system without
UPFC device in MATLAB / SIMULINK model has
been discussed in the following sections.
A. Simulink model of 22kVTransmission line
The simulation model of Single line transmission
system of 22kV Line is shown in Fig.1. The model is
simulated and corresponding results of voltage
magnitude, real and reactive power flows in the line are
shown in Figs.2and 3 respectively.
Continuous
powergui

i
+
-

0.001E,30mH

In the simulation study, the UPFC facilitates the
real time control and dynamic compensation of AC
transmission system [4-5]. It provides the necessary
functional flexibility required for solving the problems
faced by the utility industry. The UPFC could be
considered as comprehensive real and reactive power
compensation capable of independently controlling
voltage profile as well as the real and reactive powers in
the line.
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The concept of the control system, in a transmission
line is taken to implement the use of UPFC. The two
modes that is the power flow control mode and voltage
injection mode is simulated in simulink model to see the

pq

Fig.1. Simulink Model of 22k V Transmission Line.
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Fig.4. Simulink model of 33kV Transmission Line

Fig.2. Voltage magnitude of 33 kV Transmission Line

Fig.5. Voltage magnitude of 33 kV Transmission Line.

Fig.3 Real and Reactive power flows of 22 kV Line.
By observing the above wave forms, at steady state
time t = 0.02sec the voltage magnitude is 20.04 kV, the
real power is 93.69MW and the reactive power is
57.53MVAr.
B. Simulink model of 33kV Transmission line
Fig.6. Real and Reactive power flows of 33 kV Line.

The simulation model of Single line transmission
system of 33kV, Line is shown in Fig.4. The model is
simulated and corresponding results of voltage
magnitude, real and reactive power flows in line are
shown in Figs.5 and 6 respectively.

By observing the above wave forms, at steady state
time t = 0.02sec the voltage magnitude is 31.08 kV, the
real power is 1.40MW and the reactive power is
88.501MVAr.
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IV. TESTING OF 22KV AND 33 KV
TRANSMISSION LINE SYSTEM WITH
UPFC DEVICE.
With the development of power systems especially
the opening of electric energy markets, it becomes more
and more important to control the power flow along the
transmission line, thus to meet the need of power
transfer. On the other hand the fast development of
power electronic technology has made UPFC a
promising part for future power system needs. This
device is an advance power system device capable of
providing simultaneous control of voltage magnitude,
active and reactive power flows in an adaptive fashion
[10]. The following section is discussing the testing of
transmission line with UPFC device with MATLAB /
SIMULINK model environment [11-12].
A. Simulink model of 22 kV Transmission Line
The simulation model of Single line transmission
system of 22kV Line is shown in Fig .7. The model is
simulated and corresponding results of voltage
magnitude, real and reactive power flows in line are
shown in Fig’s 8 and 9espectively.

Fig.9. Real and Reactive power flows of 22 kV Line.
By observing the above wave forms, at steady state
time t = 0.02sec the voltage magnitude is 21.23kV, the
real power is 98.15MW and the reactive power is 61.64
MVAr
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B. Simulink model of 33kV Transmission Line
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ct1
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The simulation model of Single line Transmission
system of 33kV, Line is shown in Fig 10. The model is
simulated and corresponding results of voltage
magnitude, real and reactive power flows in line are
shown in Fig’s 11 and 12 respectively.
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Fig.7. Simulink Model of 22k V Transmission Line.

Fig.10. Simulink Model of 33 k V Transmission Line.

Fig.8. Voltage magnitude of 22 kV Transmission Line.
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and the reactive power is improved from 57.53MVAr to
61.64MVAr for 22kV transmission line.
Similarly comparing Fig .5 with that of Fig. 11, we
can observe that with the same steady state time the
magnitude of peak voltage is improved from 31.04kV to
32.50kVand by comparing Fig.6 with that of Fig12, we
can observe that with the same steady state time the
magnitude of real power is improved from 1.77MW to
99.50MVAr.
The Voltages, real power and the
reactive powers with compensation have been improved
when compared to normal circuit. The UPFC scheme
provides a way to transfer real power between sensitive
loads in individual line through the common dc link this
compensates by improving the real power from the dc
link.
Therefore when a fault occurs in the line, the UPFC
in the line acts to compensate is by taking the real power
from the common dc link. The initial drop is due to the
sudden power change in line 22kV, and initially this
power is supplied by 33kV line. It takes certain time to
react to the power change. The real power needed by the
22kV feeder to compensate the voltage collapse is
exactly equal to the real power delivered by the 33kV
feeder. From the output waveforms, of all the voltage
magnitudes and power flows are clearly observed that
the magnitude of the maximum real power of 22 kV
feeder is improved by controlling circuit by supplying
the real power from 33kV feeder vice versa, which is
practically possible, so the power flows and voltage
profile has been improved. The summary of the results
are tabulated in Table.1.

Fig.11 Voltage magnitude of 33 kV Transmission Line.

Table.1 Summary of 6.6kV and 22 kV lines with and
Without UPFC as shown in table 4.1
22kV Line

Parameters

Voltage
magnitude(kV)
Real Power
(MW)
Reactive
Power
(MVAr)

Fig.12 Real and Reactive power flows of 33 kV Line.
By observing the above wave forms, at steady state
time t = 0.02sec the voltage magnitude is32.5 kV, the
real power is 1.77MW and the reactive power is 99.5
MVAr respectively.

33kV Line

Without
UPFC

With
UPFC

Without
UPFC

With
UPFC

20.04

21.23

31.08

32.25

93.69

98.15

1.40

1.77

57.53

61.64

88.50

99.50

V. CONCLUSIONS

Here, comparing Fig .2 with that of Fig. 8, we can
observe that at the same steady state time the magnitude
of peak voltage is improved from 20.04 kV to 21.23 kV
and by comparing Fig.3 with that of Fig.9, we can
observe that at the same steady state time the magnitude
of real power is improved from 93.69MW to 98.15MW

In the simulation study, MATLAB/ SIMULINK
model is used to simulate the model of rectifier and
inverter based UPFC connected with transmission lines
i.e. 22kV and 33kV. This work gives control and
performance of the UPFC used for power quality
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5

improvement and to obtain the steady state time,
objectives are achievable by control settings of the
UPFC controllers. Simulation results show the
effectiveness of UPFC to control the real and reactive
powers as well as voltage magnitude. It is found that
there is an improvement in the real power and reactive
power and voltage magnitude through the transmission
line when UPFC is introduced. The UPFC concept
provides a powerful tool for the cost effective utilization
of individual transmission lines by facilitating the
independent control of both the real and reactive power
flow. There is an improvement in both voltage and
power profiles, through the transmission line when
UPFC is incorporated in the system.
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Abstract - One of the greatest challenges associated with wind power is the unpredictable character of the wind. Wind energy is one
of the lowest-priced renewable energy technologies available today, costing between 4 and 6 cents per kilowatt-hour, depending
upon the wind resource and project financing of the particular project. In our research, a design and modeling technique has been
proposed to optimize the maximum power extraction. An intelligent neuro fuzzy controller can keep track of variable speed
generator with respect to the velocity of wind. The main objective of this paper is to fully control the wind turbine system with
induction generator to maximize the power generation. The output power of a wind turbine is function of wind velocity cubed. The
system has been optimized for operating around 15 m/s, and though the wind power continues to increase above this point. In
addition, a neuro-fuzzy controller is also proposed for obtaining maximum power optimization. A variable speed wind turbine
utilizes the available wind resource more efficiently than a fixed speed wind turbine, especially during light wind conditions.

I.

used in a novel way to solve the problem of tuning a
fuzzy logic controller. The neuro fuzzy controller uses
the neural network learning techniques to tune the
membership functions while keeping the semantics of
the fuzzy logic controller intact. Both the architecture
and the learning algorithm are presented for a general
neuro fuzzy controller. From this general neuro fuzzy
controller, a proportional neuro fuzzy controller is
derived.

INTRODUCTION

Wind energy has steadily established itself as one of
the most reliable and affordable renewable energy
resources. The aim is to ensure that by 2030, wind
energy will be the most cost-efficient energy source on
the market. However, with the growing demand for
green electricity worldwide, rising turbine costs and
increased competition to supply green electricity to the
grid, wind farm operators must improve their existing
power output. In India, the total installed capacity of
wind power generation is 8754 MW in the year 2008.By
the end of 2012, the total installed capacity is going to
be reached to 12000 MW according to ministry of new
and renewable energy, India and total installed capacity
of wind energy is estimated to be more than 160 GW
[WWEA] all around the world [1]. The scopes includes
the simulation and modeling of DC motor,
implementation of fuzzy logic controller to actual DC
motor and comparison between MATLAB simulation
and experimental result. This research was about to
introduce the new ability of estimating variable speed
and control the DC motor. By using the controller, the
speed can be tuned until it get similar to the desired
output that user need. In this paper, neural networks are

Wind energy has been the subject of much recent
research and development. In-order to overcome the
problems associated with fixed speed wind turbine
system and to maximize the wind energy capture, many
new wind farms will employ variable speed wind
turbine. DFIG (Double Fed Induction Generator) is one
of the components of Variable speed wind turbine
system. DFIG offers several advantages when compared
with fixed speed generators including speed control.
This analysis highlights two of the DFIG’s main
advantages. First, a small amount of reactive power
from the rotor becomes a large amount of reactive
power in the stator. Second, the rotor power rating is
required to be only a fraction of the entire generator
rating. A DFIG is a special type of induction generator
with a wound rotor. By proper control of the rotor
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of available power captured by the turbine is called the
coefficient of power (Cp). The total power capture by
the turbine,

converter, a DFIG’s can achieve reactive power control
and a wider speed range than for a cage-type induction
generator. Variable speed operation allows the DFIG to
capture a greater amount of power in the wind for a
given wind speed. There are three main advantages of a
DFIG [10]. First, the variable speed operation. Second, a
small amount of rotor reactive power becomes a large
amount of stator reactive power. Third, the rotor
converter only needs to be rated for a fraction of the
total generator rating.

Pt = Pw × Cp

C. Mean power with wind speed.
Due to the non-linear variation of power with
steady wind speed, the mean power obtained over time
in a variable wind with a mean velocity Um is not the
same as the power obtained in a steady wind of the same
speed.

II. BASIC CONCEPTS
A. Wind Turbine
The simplest model of a wind turbine is the socalled actuator disc model where the turbine is replaced
by a circular disc through which the airstream flows
with a velocity Ut and across which there is a pressure
drop from P1 to P2 as shown in the sketch. At the
outset, it is important to stress that the actuator disc
theory is useful (as will be shown) in discussing overall
efficiencies of turbines but it does not help at all with
how to design the turbine blades to achieve a desired
performance.

Thus, the mean power Pm(Um) at a mean speed Um is
given by
(6)
D. Fuzzy Logic Controller:
Fuzzy Logic Controller (FLC) is based on fuzzy
logic controller and constitutes a way of converting
linguistic control strategy into an automatic by
generating a rule base which controls the behavior of the
system. Rule based fuzzy logic controllers are useful
when the system dynamics are not well known or when
they contain significant non-linearities, such as the unstationary wind contains large turbulence.

The power developed by the wind turbine is
(1)

where At is the turbine disc area. Volume flow
continuity gives
AuUu = Ad Ud = AtUt

(5)

Although the theoretical limit is 0.59, in practice
most turbines have a maximum Cp around 0.45. Cp is
itself a complicated function of aerodynamic factors,
including the tip speed ratio, and the pitch angle of the
blades (β). To emphasize this, the coefficient of power
can be written as Cp. The tip speed ratio is the ratio of
the linear velocity of the turbine blade tip to the wind
speed.

A variable speed induction motor drive system is
developed to simulate characteristics of real wind
turbines. The wind turbine simulator controller accepts
the motor torque and speed as feedback signals,
calculates current and frequency demands of the threephase drive inverter based on the dynamic wind turbine
model [2].

Power =(P1-P2)At Ud

(4)

(2)

B. Variable Speed Operation
The aerodynamic theory that justifies the benefit of
the variable speed operation is well described in a
number of independent sources. In short, the
aerodynamics of the blades is such that for a particular
wind speed, there is a particular rotational speed that
captures the largest amount of power passing through
the swept area.
Pw = ½ π ρr2V3w

(3)

Here ρ is the air density, r is the area radius (bladelength) and Vw is the wind speed (all in SI units). Not
all of this power can be captured by the wind turbine.
The theoretical limit set by Betz’s law states that the
maximum amount of wind power Pw that can be
captured by the turbine is about 59 percent. This amount

Figure 1. Structure of Fuzzy logic Controller
The mean wind speed ⌡wm, which used as the third
input variable, is useful to compensate the non-linear
sensitivity of pitch angle to the wind speed. The pitch
angle of the fuzzy logic controller is less active than
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voltage and the reactive power or the voltage at the grid
terminals.

IV. SIMULATION STUDY
The intelligent neuro-fuzzy algorithm for
maximizing the performance of the wind energy
conversion system has been simulated using
SimPowersystems in MATLAB 7.10 software. The test
environment is shown as Fig. 7, where a wind turbine
simulator system is used as the prime mover to drive a
asynchronous generator in replacement of a real wind
turbine. The max-power algorithm is implemented
using neuro-fuzzy logic based controller which
effectively controls the pitch angle of the system.

B. Neuro Fuzzy Controller Design
In recent years, fuzzy logic control has played an
increasing and significant role in the development and
design of real-time control applications. However,
membership function type, number of rules and correct
selection of parameters of fuzzy controller are very
important to obtain desired performance in the system.
Determination of membership function type and rule
number of fuzzy controller and selection of parameters
is made by means of trial and error method and by using
the specialization knowledge. The main purpose of
using the Neuro-Fuzzy approach is to automatically
realize the fuzzy system by using the neural network
methods. A combination of neural networks and fuzzy
logic offers the possibility of solving tuning problems
and design difficulties of fuzzy logic. In this paper, a
neuro-fuzzy controller architecture is proposed, which is
an improvement over the existing neuro fuzzy
controllers.

Various simulation studies have been conducted
based on the developed algorithm. Fig. 8-10 shows the
test results without online training, under a constant
wind speed set at 10 m/s.

Fig. 7. Wind Turbine DFIG Simulation System

Figure 5. Structure of Neuro-Fuzzy Controller
1.1

Neuro fuzzy controller can basically learn any static
input-output characteristics if the training data is
available. This means that the learning algorithm can
produce a neuro fuzzy controller which can copy the
control surface of an existing controller if the inputoutput data from the controller is known.
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Fig.8 Rotor Speed of the DFIG
Fig 6. Three-phase wound-rotor induction machine
operating as a doubly-fed induction generator.
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V. CONCLUSION
The work presented in this paper is devoted to the
analysis, modeling and simulation of a variable speed
wind turbine using a doubly fed induction. To obtain
high quality power from the wind power generation
system (VSWPGS), the effective value of output voltage
must be at 400 volt and frequency in 50 Hz operational
limit values. For this purpose, power limitation or speed
control of the variable speed wind turbine is performed
by means of controlling of turbine blade pitch angle. As
a result of controlling of the wind turbine blade pitch
angle, it is determined from the simulation results that
the output electrical magnitudes of VSWPGS (voltage,
current, frequency and power) reach to desirable values
within 1.5 seconds. Simulation results demonstrate that
the proposed wind turbine generator is feasible and has
many advantages.
REFERENCES
[1]

B.Chitti Babu , K.B.Mohanty “Doubly-Fed
Induction Generator for Variable Speed Wind
Energy Conversion Systems- Modeling &

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

91

A DESIGN AND MODELING TECHNIQUES FOR MAXIMUM POWER OPTIMIZATION ON WIND ELECTRICAL POWER SYSTEM WITH VARIABLE SPEED GENERATION USING NEURO FUZZY

[11]

[12]

,

Department of Electrical and Computer
Engineering Ryerson University, canada.

[13]

Jon Are Suul, Marta Molinas, Member, IEEE,
and Tore Undeland, Fellow, IEEE “STATCOMBased Indirect Torque Control of Induction
Machines During Voltage Recovery After Grid
Faults” IEEE Transactions On Power Electronics,
Vol. 25, No. 5, May 2010.

D.Aouzellag , K.Ghedamsi , E.M.Berkouk “
Power Control of a Variable Speed Wind Turbine
Driving an DFIG”
Electrical engineering
Department, A.Mira University, Bejaïa, Algeria.

[14]

Jaime R. Arribas, Carlos Veganzones, Francisco
Blázquez, Member, IEEE, Carlos A. Platero,
Dionisio Ramírez, Member, IEEE, Sergio
Martínez, Member, IEEE, Jose A. Sánchez, and
Nieves Herrero Martínez “Computer-Based
Simulation and Scaled Laboratory Bench System
for the Teaching and Training of Engineers on the
Control of Doubly Fed Induction Wind
Generators” IEEE Transactions On Power
Systems, Vol. 26, No. 3, August 2011

Hans Øverseth Røstøen ,Tore M. Undeland,Terje
Gjengedal “Doubly Fed Induction Generator In
A Wind Turbine” Norwegian University of
Science and Technology.



International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

92

EGS: Design And Development of Mote
Platform Using Cortex M3
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Abstract - To develop a Traffic Measurement and Vehicle Monitoring systems by using motes. (EGS mote platform based on the
CortexM3 microcontroller.)Design and develop a Mote. is used for measuring the pressure of the vehicle tires , detects of the traffic
flow, Engine-temperature and Gases in the vehicle. The developed system reacted rapidly to the pre-set vehicle failures and
performed stably with good results, which had great significance for raising transportation efficiency and security.
Keywords: traffic safety; vehicle monitoring and early-warning; telecommunications; road test.

I.

protocol that can be triggered by any mote in a mote
network in order that each mote in the network
computes its connectivity. The protocol is simple and
has several energy saving features. We implemented this
protocol over Tiny OS and discuss the results of some
execution runs of this implementation.

INTRODUCTION

Mote (Embedded computing devices) is composed
of small, low powered and high computational network
connected to several sensors. Motes are batterypowered, and can communicate in a wireless fashion by
broadcasting messages over radio frequency. Motes are
relatively new development in the field of wireless
sensing networks (WSNs). The vehicle possessing
capacity had a trend of rapid growth in china.

This paper describes a new smart camera mote with
a high performance SIMD (Single-Instruction MultipleData) pro-cessor Previous versions of our camera mote
were equipped with IC3D, a line-based processor The
mote described in this paper is equipped with Xetal-II, a
processor designed for frame-based real-time video
analysis. The processor uses 320 processing elements in
parallel to achieve performance figures of more than
100 GOPS with a power consumption of 600mWatt at
peak performance. The IC has a 10 bit internal memory
cache to store and work on 4 VGA frames. The inter nal
bandwidth to this memory is more than 1.5 Tbits
allowing multiple passes over the images within frame
time. Augmented with hardware tools for object
processing, the new mote opens the door for embedded
active vision applications and other iterative techniques
such as water shedding and distances transforms in
collaborative camera networks.

The situation of road traffic safety had been
increasingly bad. To real-time monitor vehicle states
was one of the main measures to prevent traffic
accidents and improve transportation efficiency. The
motes are used in medical applications. The existing
motes are designed in WIN-CE environment. WIN-CE
is not an RTOS. WIN-CE has more footprints.
In the proposed one the mote design
and
development are going in RTOS (Safe RTOS)
environment and are designed to automobile
applications.
This is applicable for real-time
applications This also increases the event response time
of the tasks. It has less footprints.

A miniaturized wireless sensor network mote was
developed. The miniaturized mote has characteristics
including low-power consumption, small size, and
flexibility. It operates at32MHz clock frequency and 3 V
power supply, consuming approximately 200 gW in
idle state and approximately 97 mW in active state . The
size of the mote was 31x17mm2. The developed
hardware shows the potential for use in wireless The
situation of road traffic safety had been increasingly

II. METHODOLOGY
Young-ri Choi, Mohamed G. Gouda, and Moon C.
Kim developed An attractive architecture for sensor
networks is to have the sensing devices mounted on
small computers, called motes. Motes are batterypowered, and can communicate in a wireless fashion
and those motes from which u can receive messages
with high probability. In this paper, we describe a
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VI. CALCLULATIONS/RESULTS
According to the hardware project and software
architecture, through the embedded development
technology, a vehicle monitoring and early-warning
system was developed based on
UNO2170 industrial
computer of Advantech with RTOS operating system
using EVC, which combined with multi-sensors data
acquisition technology, GPS and GPRS. This system
was installed in a
CA1046L2 light truck, as shown in
Figure 1.

(b)
FIG 2: Remote monitoring testing

FIG 1: vehicle monitoring and early-warning system.
The pre-set driving route of road test was shown in
Figure 2(a). The location of the test vehicle was realtime displayed on the map. During the process of road
test, the data packets including vehicle status parameters
were transferred to monitoring center in 0.2HZ by DTU
(The Corresponding GSM number of GPRS was
13578776943). All the data packets were released and
real-time displayed in the bottom of LED indicator, as
shown in Figure 2 (a). The authorized range was shown
in Figure 2 (b). When vehicle was out of the authorized
range, monitoring center issued a warning.

VII. CONCLUSION
With the increased computational power and low
power consumption, we predict that Egs can improve
the quality of existing wireless sensor network
applications. Furthermore, we envision Egs as a driving
force in enabling new applications for mote-class
wireless sensor networks. Below, we outline several
applications in which using a Cortex M3-based mote,
such as Egs, can improve the quality of sensing and also
the performance (i.e., energy efficiency reliable end-toend data delivery) of a wireless sensing system.

(a)
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Abstract - At present there is a high requirement for faster and larger memories. However the speed for fetching the data from
memories doesn’t match with the speed of processors. Hence there is a need for memory controller which matches the speeds of
processor and memory. Here a memory controller is specially designed for DRAM. Certain features which increase the efficiency of
controller are also included in the design. Design was implemented on Xilinx ISE till final stage.
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I.

controller with high frequency clock, but with wait
states for the memory side interface.

INTRODUCTION

Memory controllers contain the logic necessary to
read and write dynamic random access memory
(DRAM), and to "refresh" the DRAM. Without constant
refreshes, DRAM will lose the data written to it as the
capacitors leak their charge within a fraction of a
second.
The paper is organized as follows: In Section II we
have given brief introduction for generic controller
architecture and DRAM memory. In section III we
discussed existing architecture and motivation for
internal search with principle of locality, in section IV
we proposed our model for controller and in section V
we showed some synthesis result for the controller on
vertex 5 FPGA using verilog HDL.
II. LITERATURE REVIEW
A. Generic Architecture of controller
The controller is expected to synchronize data
transfer between the processor and memory. To achieve
this, the controller has to accept the requests from the
processor side and convert them to a form suitable to the
memory and execute the requests. Since the processor is
faster than the memory, it is illogical to make the
processor wait till each command is executed for it to
give the next command. So the controller has to have
some kind of storage as given in figure 1, so that it can
buffer multiple requests while the processor continues
with other work .The interface at the processor side of
the controller has to synchronize to the speed of the
processor where as the memory side interface has to run
at the speed of memory. To achieve this we operate the

Figure 1: Generic block diagram of a DRAM controller
B.

Dynamic Random Access Memory

DRAMs store data in cells that depend on
capacitors, which need to be 'refreshed' continuously
since they are not able to retain data indefinitely even if
the device is continuously powered up [1].
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III. MOTIVATION AND EXISTING WORK
Existing controller [3][4] have two different FIFO
one to store the write requests and one to store the read
requests. As soon as the request is serviced it discards
the corresponding data from the FIFO. But all
processors follow the principle of locality which is
described below. This paper tries to exploit this behavior
of the processors. So we have proposed a method
wherein the requests are stored in the controller even
after the request has been serviced. This enables us to
search the internal FIFO before accessing the RAM, to
check if the data already exists in the internal memory.
This reduces the turn-around time for requests
significantly if the data was found internally.

Figure 2: DRAM Cell
A DRAM memory cell (Figure 2) consists of only
a single transistor that is paired with a capacitor. The
presence or absence of charge in the capacitor
determines whether the cell contains a '1' or a '0'. This
single-transistor A DRAM memory cell (Figure 2)
consists of only a single transistor that is paired with a
capacitor. The presence or absence of charge in the
capacitor determines whether the cell contains a '1' or a
'0'. This single-transistor configuration is commonly
referred to as a 1-T memory cell. The memory elements
of a DRAM are arranged in an array of rows and
columns. Each row of memory cells share a common
'word' line, while each column of cells share a common
'bit' line. Thus, the location of a memory cell in the array
is the intersection of its 'word' and 'bit' lines. The
number of columns of such a memory array is known as
the bit width of each word [1].During a 'write' operation,
the data to be written ('1' or '0') is provided at the 'bit'
line while the 'word line' is asserted. This turns on the
access transistor and allows the capacitor to charge up or
discharge, depending on the state of the bit line. During
a 'read' operation, the 'word' line is also asserted, which
turns on the access transistor. The enabled transistor
allows the voltage on the capacitor to be read by a sense
amplifier circuit through the 'bit' line. This sense circuit
is able to determine whether a '1' or '0' is stored in the
memory cell by comparing the sensed capacitor voltage
against a threshold. For DRAMs, the simple operation
of reading the data of a memory cell is destructive to the
stored data. This is because the cell capacitor undergoes
discharging every time it is sensed through the 'bit' line.
In fact, the stored charge in a DRAM cell decays over
time even if it doesn't undergo a 'read' operation. Thus,
in order to preserve the data in a DRAM cell, it has to
undergo what is known as a 'refresh' operation [6].A
refresh operation is simply the process of reading a
memory cell's content before it disappears and then
writing it back into the memory cell. Typically it is done
every few milliseconds per word.

Principle of locality:
Locality of reference, also known as the principle of
locality, is the phenomenon of the same value or related
storage locations being frequently accessed. There are
two basic types of reference locality - Temporal locality
and spatial locality. Temporal locality refers to the reuse
of specific data and/or resources within relatively small
time durations. If at one point in the time a particular
memory location is referenced, then it is likely that the
same location will be referenced again in the near
future. In this case it is advisable to store a copy of the
referenced data in special small memory, which can be
accessed faster. Spatial locality refers to the use of data
elements within relatively close storage locations. If a
particular memory location is referenced at a particular
time, then it is likely that nearby memory locations will
be referenced in the near future. These two properties
motivated us to use internal search module in inbuilt
memory (FIFO in our case) inside the controller, so that
memory can act as a cache for faster data access. So a
cache like behavior in the controller which can be useful
for some embedded processors which don’t have in-built
cache. This increases the overall efficiency of the
controller.
IV. DESIGN DETAIL
This section discusses the Designing/Architecture
part of the controller. In sub-section A we described
different hardware modules and input/output signals,
interfaces (one is processor/user side and other is
DRAM side).sub-section B and C gives internal
memory structure and search engine logic respectively.
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A. Proposed Architecture

RAS
CAS
OE
LWE, UWE

This is the Row Address Strobe signal to the
DRAM
This is the Column Address Strobe signal to
the DRAM
This signal enables the DRAM data output
Indicate which part of a word is being written
(for future enhancement)

In the above Table 2 all signals at the memory side is
explained.
Hardware Modules
1. Processor Interface Module: This module provides
the necessary logic to handle the processor requests.
2. Memory Interface Module: This module provides the
necessary logic to interface with the memory side
signals.

Figure 3: Proposed Architecture for DRAM
Controller

3. Circular FIFO: This unit is used to store the requests
coming from the processor. It acts as an interface
between the processor interface module and memory
interface module.

Table 1: Processor Side Interfacing Signals
Signal name
Address In
Data In

RD

WR

clk
Data out

Read data
Valid
FIFO Full

Error

Description
This is the memory address input to
the controller, SIZE IS 18 BIT
This is the data input for the
corresponding memory address,
SIZE IS 16 BIT
This is an active low signal to
indicate whether the operation is a
read
This is an active low signal to
indicate whether the operation is a
write
clock input to the controller
The data which is read from the
memory is given back to the
processor through this port, SIZE IS
16BIT
This signal indicates to the processor
that the data on
the bus is valid
This indicates that the internal FIFO
is full and the controller cannot
accept any more requests
An error operation occurred

4. Search Unit: This module provides the logic for
searching within the FIFO.
B. FIFO Structure
The controller uses a first in first out (FIFO) queue
to store the requests coming from the processor. This
FIFO is 36 bits wide, i.e. 18 bits for address, 16 bits for
data and 2 flag bits. The two flag bits are Read/Write
and executed/not executed (ex), as shown in figure 6.
The depth of the FIFO depends on the following factors,
one is the difference in speed between memory and
processor and other is amount of area overhead
acceptable.

In the above Table 1 all signals at user/processor side is
explained.
Table 2: Memory Side Interface Signals
Signal name

Description

Address

This is the multiplexed address bus to the
memory, SIZE IS 13 BIT, row address is 10
BIT, and column address is 8 BIT.
This bidirectional bus carries data to and
from the memory, SIZE IS16 BIT

Data

Figure 6: FIFO Structure
In this paper we have chosen the FIFO depth to be
16 locations for the ease of testing the functionality.
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This FIFO is a circular FIFO. That is, the contents of the
FIFO are always read from the top of the FIFO (location
0). Once this command is executed, the FIFO is shifted
circularly, i.e. the contents of the first location moves
into the last location and all other contents get shifted up
by one location.
C. Search Module
One of the novel features of this controller is
the internal search which is carries out before giving the
request to the DRAM. When the controller encounters a
read command at the head of the FIFO queue, it takes
this command and searches the FIFO to see if the
required data is already in the FIFO. This search is
carried out in parallel and all the FIFO locations are
searched in one clock cycle. Hence the searching time is
not dependent on the depth of the FIFO but at the cost of
hardware overhead.

Figure 7: Search logic
IV. SIMULATION AND SYNTHESIS RESULTS
The simulation and synthesis is carried out on
Xilinx ISE 9.2.
The synthesis has been successfully completed on
Spartan3E with speed grade -4 produced following
results

The flag bit (executed / not executed) aids in the
search. Once the data is found in the FIFO, which was
the result of a previous operation, it is directly routed to
the output. Hence saving the time and burden of
fetching it from the DRAM memory. If the data is not
found in the FIFO then the controller executes the
request on the memory as usual. Thus if the data is
found internally then we save a lot of clock cycles, but
even if the data is not found internally then we just lose
one clock cycle. The searching is carried out only for
read requests as there is no meaning in doing it for write
requests.

Clock report: maximum combinational path delay or
Minimum clock period allowed is 25.658 ns

During the search state every bit of the address of
the current request is XORed with every bit of all the
other addresses in the FIFO which have the same parity.
If a match of the addresses occurs then the output for
that operation will be all zeros. So all the bits of each of
the results is NORed. So if a match is found, the output
of this NOR operation will be a logic 1, else logic 0.
Now this bit is ANDed with the flag bit which says
whether the command has been executed or not, thus
giving the final search result as shown in figure 7. If
multiple addresses match then the most recently
executed one is considered as a match. This is done by
feeding this output bits to a priority encoder. The output
of the priority encoder logic is the FIFO address which
contains the required data. This is then accessed in the
next clock cycle and routed to the output.

V. CONCLUSION AND FUTURE WORK
We proposed a novel way i.e. cache like behavior
inside controller to improve its performance and hence
the bandwidth. We used FIFO to store the Read/Write
commands coming from processors/user side along with
corresponding write data and included a search engine
to search recently read/write data inside the FIFO in
order reduce the clock cycles of fetching data from
DRAM. The methodology provided good lab results and
synthesized well. This concept will be useful mainly in
embedded processors which may not have cache in them
and also do not access the memory in blocks. Future
work can include refining the design for a specific
memory module and a target processor. The design can
also be extended for SDRAM and DDR SDRAM.

Here ‘i’ ranges from 0 to FIFO_DEPTH – 1
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Abstract - Memory cells were the only circuitry susceptible to transient fault The supporting circuitries around the memory were
assumed to be fault-free. Due to the increase in soft error rate in logic circuits, the encoder and decoder circuitry around the memory
blocks have become susceptible to soft errors as well and must be protected. We introduce a new approach to design fault-secure
encoder and decoder circuitry for memory designs. The key novel contribution of this paper is identifying and defining a new class
of error-correcting codes whose redundancy makes the design of fault-secure detectors (FSD) particularly simple. We prove that
Euclidean Geometry Low-Density Parity-Check (EG-LDPC) codes have the fault-secure detector capability. We further quantify the
importance of protecting encoder and decoder circuitry against transient errors, illustrating a scenario where the system failure rate
(FIT) is dominated by the failure rate of the encoder and decoder.
Key words—Decoder, encoder, fault tolerant, memory.

I.

We call this type of error-correcting codes, fault-secure
detector capable ECCs (FSD-ECC).

INTRODUCTION

The memory system is one of the most important
parts of operating system for data storage application.
Memory systems are protected against transient faults of
data bits using ECCs. Hamming codes are widely used
in today’s memory systems to correct single error and
detect double errors in any memory word. In these
memory architectures, only errors in the memory words
are tolerated and there is no preparation to tolerate errors
in the supporting logic (i.e. encoder and corrector).

We use the fault secure detector unit to check the
output vector of the encoder and corrector circuitry, and
if there is any error in the output of either of these units,
that unit has to repeat the operation to produce the
correct output vector. Using this detect-and-repeat
technique we can correct potential transient errors in the
encoder or corrector output and Provide memory system
with fault-tolerant supporting circuitry.

However combinational logic has already started
showing susceptibility to soft errors, and therefore the
encoder and decoder (corrector) units will no longer be
immune from the transient faults. Furthermore, memory
system designed with nanotechnology devices are
expected to experience even higher transient fault rate
[1] [2]; therefore, protecting the memory system support
logic implemented with nanotechnology devices is even
more important.

II. SYSTEM OVERVIEW
In this section, we outline our memory system
design that can tolerate errors in any part of the system,
including the storage unit and encoder and corrector
circuits using the fault-secure detector. This design is
feasible when the following two fundamental properties
are satisfied:
1) Any single error in the encoder or corrector
circuitry can at most corrupt a single codeword (i.e,
no single error can propagate to multiple).

Here we introduce a fault-tolerant memory
architecture which tolerates transient faults both in the
storage unit and in the supporting logic (i.e., encoder,
corrector), and detector circuitries). Particularly, we
identify a class of error-correcting codes (ECCs). This
class satisfies a new, restricted definition for ECCs
which guarantees that ECC codeword has an appropriate
redundancy structure which can detect multiple errors
occur in both memory and the surrounding circuitries.

2) There is a fault secure detector that can detect any
combination of errors in the received codeword.
This fault secure detector can verify the Correctness of the encoder and also corrector operation.
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.

Fig.1.The overview of our proposed fault tolerant memory architecture
.IV.

DESIGN APPROACH

1 + x4 + x6 + x7 + x8:

In this section, we produce the design structure of
the encoder, corrector, and detector units of our
proposed fault-tolerant memory system.

This generator polynomial will result in the generator
matrix, as follow

A. Encoder
The information bits are given to the encoder to
encode the information vector, and the fault secure
detector of the encoder which verifies the validity of the
encoded vector. If the detector detects any error, the
encoding operation must perform again to generate the
correct codeword. The codeword is then stored in the
memory block.
An n-bit codeword C, is generated by encoding a kbit information vector I by multiplying the k -bit
information vector with a k×n bit generator matrix G;

Fig.2(a).The generator matrix of (15,7,5) EG-LDPC
code in cyclic format
We perform linear row operations to make this
cyclic non-systematic generator matrix into systematic
form. We perform the following operations:
i0 =
i0 + i 4 + i6

i.e C=I .G.
EG-LDPC codes are not systematic and the
information bits must be decoded from the encoded
vector, which is not required for our fault-tolerant
approach due to the further complication and delay that
it adds to the operation. However, these codes are cyclic
codes. A code is a systematic code if any codeword
consists of the original k-bit information vector followed
by (n – k) parity-bits. The advantage of using systematic
codes is that there is no need for a decoder circuitry to
extract the information bits. The information bits are
simply available in the first k bits of any encoded vector.
With this definition, the generator matrix of a systematic
code must have the following structure.

i1 = i 1 + i 5
i2 = i 2 + i 6
Then generator matrix of systematic form is given
as follows.
G = [I: X]

G = [I: X]
Where I is a k × k identity matrix and
X is a k× (n−k) matrix that generates the parity-bits.
Let the (15,7,5) EG-LDPC code has the generator
polynomial

Fig. 2.(b). Generator matrix for the (15, 7, 5) EG-LDPC
in systematic format
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G = [I: X]
where I is a k × k = 7 x 7 identity matrix and X is a
k×(n−k) = 7 x 8 matrix that generates the parity-bits

Fig.2(b). shows the systematic generator matrix to
generate (15,7, 5) EG-LDPC code. The encoded Vector
consists of information bits followed by parity bits,
where each parity bit is simply an inner product of
information vector and a column of X, from

.

.
Fig. 3 shows the encoder circuit to compute the parity
bits of the (15, 7, 5) EG-LDPC code. In this figure I =
(i0,i1,….i6) is the information vector and will be copied
to C=(c0,……c6)bits of the encoded vector codeword C
,and the rest of encoded vector, are parity bits, which is
linear sums (XOR) of the information bits.

The parity check matrix for a given code can be derived
from its generator matrix and (vice-versa). If the
generator matrix for an [n,k]-code is in standard form
G = [Ik | P],
then the parity check matrix is given by
H = [-PT |In-k]

B. Fault Secure Detector
The core operation of the detector is to generate the
syndrome vector, which is basically implementing the
following vector-matrix multiplication on the received
encoded vector and parity-check matrix H

Where ‘I’ is a (n-k) identity matrix .

S = c.HT

An error is detected if any of the syndrome bits has
a nonzero value. The final error detection signal is
implemented by an OR function of all the syndrome
bits. The output of this -input OR gate is the error
detector signal.

‘P’ is a k x (n-k) matrix that generates parity bits.
Because, GHT = P − P = 0.

Where, H is an (n−k)×n Parity-Check matrix. The
(n − k)-bit vector S is called syndrome vector.
A syndrome vector is zero if C is a valid codeword
and non-zero if C is an erroneous codeword.

C. Memory block
Data bits are stored in memory for a number of
cycles and, during this period, each memory bit can be
upset by a transient fault with certain probability.
Therefore, transient errors occur in the memory words
over time.
In order to avoid occurrence of too many errors in
any memory word that surpasses the code correction
capability, the system must perform memory scrubbing
[8].
Memory scrubbing is the process of periodically
reading memory words from the memory, correcting
any potential errors, and writing them back into the
memory. To perform the periodic scrubbing operation,

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

104

Design of Fault Secure Encoder For Memory Applications

codeword is cyclic shifted and code bit is placed at
position and will be corrected. The whole codeword can
be corrected in n rounds.

the normal memory access operation is stopped and the
memory performs the scrub operation.
D. Corrector
we present a brief review of Serial one-step
majority-logic corrector for EG-LDPC codes.
One-Step Majority-Logic Corrector: One-step
majority logic correction is the procedure that identifies
the correct value of each bit in the codeword directly
from the received codeword; this is differ from general
message-passing error correction strategy which may
demand multiple iterations of error detection and trial
correction. Avoiding iteration makes the correction
latency both small and deterministic. This is a fast and
relatively compact error-correcting technique [3].

We use binary Sorting Networks [7] to perform the
sort operation of second step efficiently. An -input
sorting network is the structure that sorts a set of bits,
using a 2-bit sorter building blocks. Fig. 5(a) shows a 4input sorting network. Each of the vertical lines
represents one comparator which compares two bits and
assigns the larger one to the top output and the smaller
one to the bottom [see Fig.5 (b)]. The four-input sorting
network, has five comparator blocks, where each block
consists of two two-input gates;

The theory behind the one-step majority corrector
and the proof that EG-LDPC codes have this property
are available in [5]
If the fault rate is low, the corrector block is used
infrequently; since the common case is error-free code
words, the latency of the corrector will not have a severe
impact on the average memory read latency

V. RESULTS AND DISCUSION

Fig.7.1: Encoder output waveform

Fig.4. Serial one-step majority logic corrector structure
to correct last bit (bit14th) of 15-bit (15,7,5) EG-LDPC
code.
. The one-step majority logic error correction is
summarized in the following procedure. These steps
correct a potential error in one code bit lets say, e.g., .
1) Generate parity-check sums by computing the inner
product of the received vector
2) The check sums are fed into a majority gate. It find
the majority value of the computed linear sums. This
majority value indicates the correctness of the code-bit;
if the majority value is 1, the bit is inverted, otherwise it
is kept unchanged.
Fig. 4 corrects the code bit using the output of the
majority gate. Once the code bit is corrected the

Fig.7.2 Detector output waveform
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This corrected coded word is given to the detector to
check whether coded word is correct or not
VI. CONCLUSION
In this paper we design a fault secure encoder for
memory applications. Using this architecture tolerates
transient faults both in the storage unit and in the
supporting logic (i.e., encoder, decoder (corrector), and
detector circuitries). The main advantage of the
proposed architecture is using this detect-and-repeat
technique we can correct potential transient errors in the
encoder or corrector output and provide fault-tolerant
memory system with fault-tolerant supporting circuitry.
And also takes less area compared to other Error
correction code techniques and in this architecture there
is no need of decoder because we use systematic
generated matrix.

Fg.7.3. Corrector output waveform
Fig.7.1 shows Encoder output waveform which
encode input k-bit information vector “ i ” and produce
n-bit codeword “ c ”as output.
Fig.7.2 shows Detector output waveform which
obtain syndrome vector by performing vector
multiplication of codeword ‘c’ and parity check matrix
‘H’, if output is zero then it is valid codeword, otherwise
invalid codeword.
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Abstract - The Naval Air Systems Command (NAVAIR) produces and supports highly complex aircraft weapons systems which
provide advanced capabilities required to defend U.S. freedoms. Supporting complex systems such as the MV-22/CV22 aircraft requires troubleshoot and mitigate complex failure modes in dynamic operational environments. Since an aircraft is
comprised of multiple systems, diagnostics at the aircraft level are usually “good enough” but not capable of 100% fault isolation
to a single component. Today's system components must be highly integrated and are required to communicate via high speed
data-bus conduits which require precise synchronization between systems. Failure modes of aircraft are identified via design,
analysis and test prior to fielding of the weapon system. However, not all failure modes are typically known at the time of system
Initial Operational Capability, but rather are found in the field by maintainers/pilots and then subsequently mitigated
with aircraft engineering changes or system replacements. A single-degree non-linear yaw equation model of aircraft with autopilot mode is considered. The acceleration feedback is applied to control and maintain system stable.
Keywords: Auto balancing, Autopilot, Gyro sensor, Motor drivers, Tilt sensor.

I.

INTRODUCTION

II. BLOCK DIAGRAM

To maintain aircraft stable pendulums are used in
olden days but those are slow in response. Now a days
many aircrafts are using synchro and resolver motors to
measure roll and pitch motions of aircraft. The feedback
information is used to maintain and control aircraft
stable. Still it must be integrated to get response in less
time.
In our design we are integrating with MEMS to
minimize the response time taking from roll and pitch
motions. This system is necessary to all war aircraft
because when pilot is no more to control the aircraft
then auto pilot mode is needed in that time. In our
design we are using tilt accelerometer to take feedback
of aircraft position on plane. A balancing control
method is proposed and implemented on aircraft so that
the aircraft can stand and balance on a plane. A 3-axis
accelerometer is installed on aircraft to obtain the xaxis, y-axis, and z-axis accelerations of aircraft. Based
on the obtained information from the 3axis accelerometer the system is controlled. With this
data aircraft is maintained stable in 2 axis (X and Y).
yaw motion is controlled to move aircraft in linear
motion.

A. MMA 7260 TILT SENSOR
Tilt Sensor is a low cost capacitive micro machined
accelerometer which can be used for measuring tilting
of an object with reference to ground. The MMA 7260
is a complete acceleration measurement system on a
single monolithic IC. It has a measurement range of ±6
g. It contains a poly silicon surface-micro machined
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sensor and signal conditioning circuitry to implement
open-loop acceleration measurement architecture. The
output signals are analog voltages that are proportional
to acceleration.
The sensor is a polysilicon surface-micromachined
structure built on top of a silicon wafer. Polysilicon
springs suspend the structure over the surface of the
wafer and provide a resistance against acceleration
forces. Deflection of the structure is measured using a
differential capacitor that consists of independent fixed
plates and plates attached to the moving mass. The fixed
plates are driven by 180° out-of-phase square waves.
Acceleration deflects the beam and unbalances the
differential capacitor, resulting in an output square wave
whose amplitude is proportional to acceleration.
B. ADC 0804
The analog voltage which corresponds to tilting of
either X or Y axis is given to an ADC. An A/D
converter is a 8 bit converter, whose input analog
voltages from the tilt sensor will covert this analog
voltages to digital values (bits), since the micro
controller can understand only digital values.

64 kB of on-chip Flash program memory with ISP
(In-System Programming) and IAP (In-Application
Programming)

•

Supports 12-clock (default) or 6-clock mode
selection via software or ISP

•

SPI (Serial Peripheral Interface) and enhanced
UART

•

PCA (Programmable Counter Array) with PWM
and Capture/Compare functions

•

Four 8-bit I/O ports with three high-current Port 1
pins (16 mA each)

•

Three 16-bit timers/counters

•

Programmable Watchdog timer (WDT)

•

Eight interrupt sources with four priority levels

•

TTL- and CMOS-compatible logic levels

D. Introduction to Servomotors
Servomotors are designed to operate control
surfaces on
RC planes So they do not rotate
continuously. Rather they are designed to rotate through
180 degrees with precise position control.

The ADC0801, ADC0802, ADC0803, ADC0804
and ADC0805 are CMOS 8-bit successive
approximation A/D converters that use a differential
potentiometric ladder similar to the 256R products.
These A/Ds appear like memory locations or I/O ports
to the microprocessor and no interfacing logic is needed.
Differential analog voltage inputs allow increasing the
common-mode rejection and offsetting the analog zero
input voltage value. In addition, the voltage reference
input can be adjusted to allow encoding any smaller
analog voltage span to the full 8 bits of resolution. The
output digital voltage from ADC is given to P89v51rd2
Micro Controller.
C.

•

They don’t run on a DC voltage like a standard DC
motor. They have 3 wires. Red is power (generally 3V
– 12V max), black is ground and then there is another
wire, usually white or yellow that is the “input signal
wire”.

P89V51RD2 MICRO CONTROLLER

The P89V51RD2 is an 80C51 microcontroller with
64 KB Flash memory and 1024 bytes of data RAM. It
will check the set values to which angle, the object is to
be tilted with the measured values from the tilt sensor
continuously. If the measured value is not equal to set
value then the microcontroller switches on the
corresponding relays and so the motors rotates in
corresponding direction. with this object gets tilted in
required angle and the motor stops rotating after the
object gets tilted in the required set value.
Features:
•

80C51 Central Processing Unit

•

5 V Operating voltage from 0 to 40 MHz
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A servomotor is controlled by sending a pulse
signal that is HIGH for a brief time, generally 1- 2 ms.
If you connect a battery to power and ground, nothing
will happen. You must have a timer circuit that
generates this pulsed signal and by varying the pulse ON
time (or the pulse width) the motor will move to a
certain position over its range of motion and then stop as
long as the input pulse width is same. Depending on
the pulse width, it will get a different position.

F .LIQUID CRYSTAL DISPLAY

Liquid Crystal Display (LCD) is a low power device.
The power requirement is typically in the order of
microwatts for the LCD. However, an LCD requires an
external or internal light source. It is limited to a
temperature range of about 0C to 60C and lifetime is an
area of concern, because LCDs can chemically degrade.
There are two major types of LCD s which are:
1) Dynamic-scattering LCD s
2) Field-effect LCD s
Field-effect LCDs are normally used in such
applications where source of energy is a prime factor
(e.g., watches, portable instrumentation etc.).They
absorb considerably less power than the light-scattering
type. However, the cost for field-effect units is typically
higher, and their height is limited to 2 inches. On the
other hand, light-scattering units are available up to 8
inches in height. Field-effect LCD is used in the project
for displaying the appropriate information. The turn-on
and turn-off time is an important consideration in all
displays. The response time of LCD s is in the range of
100 to 300ms.The lifetime of LCD s is steadily
increasing beyond 10,000+hours limit. Since the colour
generated by LCD units is dependent on the source of
illumination, there is a wide range of colour choice.

This diagram shows some control signal pulses for
a typical servo and the position to which it will rotate in
response to the pulse width.
E. L293D Dual H-Bridge Motor Driver
L293D is a dual H-Bridge motor driver. With one
IC we can interface two DC motors /4 servo motors
which can be controlled in both clockwise and
counter clockwise direction if you have motor with
fixed direction of motion. We can make use of all
the four I/Os to connect up to four DC motors/servo
motors . L293D has output current of 600mA and
peak output current of 1.2A per channel. Moreover for
protection of circuit from back EMF output diodes are
included within the IC. The output supply (VCC2) has a
wide range from 4.5V to 36V.

III. METHODOLOGY
The Free scale accelerometer is a surfacemicromachined integrated-circuit accelerometer. The
device consists of two surface micromachined
capacitive sensing cells (g-cell) and a signal
conditioning ASIC contained in a single integrated
circuit package. The sensing elements are sealed
hermetically at the wafer level using a bulk
micromachined cap wafer. The g-cell is a mechanical
structure formed from semiconductor materials
(polysilicon) using semiconductor processes (masking
and etching).
It can be modeled as a set of beams attached to a
movable central mass that move between fixed beams.
The movable beams can be deflected from their rest
position by subjecting the system to acceleration. As the
beams attached to the central mass move, the distance
from them to the fixed beams on one side will increase
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by the same amount that the distance to the fixed beams
on the other side decreases. The change in distance is a
measure of acceleration.

VI. CONCLUSION
Tilt determination and Positioning of an object is
investigated in this project using MEMS accelerometer.
An MMA7260 MEMS accelerometer has been taken
and it is tested for the determination of tilt by interfacing
the sensor with Microcontroller (P89V51RD2). Thus by
suitable programming we see that the angle through
which the MMA7260 tilt sensor is tilted is calculated.

The g-cell beams form two back-to-back capacitors.
As the center beam moves with Acceleration, the
distance between the beams changes and each
capacitor’s value will change, (C = Aε/D). Where A is
the area of the beam, ε is the dielectric constant, and D
is the distance between the beams. The ASIC uses
switched capacitor techniques to measure the g-cell
capacitors and extract the acceleration data from the
difference between the two capacitors. The ASIC also
signal conditions and filters (switched capacitor) the
signal, providing a high level output voltage that is
ratiometric and proportional to acceleration.

Thus in whatever angle or direction, the object to
which the sensor is connected is tilted, the object will
retains back to its original position irrespective of the
angle that is tilted. The results are observed and are in
good agreement to the objective specified for this
project.
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IV. HARDWARE DESCRIPTION
To design hardware for auto balancing of aircraft
various sensors are used to control the position of
aircraft. The parameters like roll motion, pitch motion
and Yaw motion.

[7]. MEMS Introduction and Fundamentals –L.L.
Faulkner.
[8]. MMA 72

The Auto balancing of aircraft system consists of
sensor circuits, P89v51RD2 micro controller, servo
motors, l293d motor drive, LCD module to display
the parameters, ADC0804 to convert analog to digital.
The output of the sensors are given which has input
to the micro Controller to control servo motors and to
display the parameters.



V. SOFTWARE DESCRIPTION
The software is designed to read, display and to
control the parameters and also monitoring the Auto
balancing systems. The software includes the reading
of various measurements from sensors, converting
analog to digital values, displaying in the LCD
module and controlling the servo motor. The 8052
family microcontroller P89V51Rd2 is used and
ADC0804 is used to do Analog to Digital conversions,
display the parameters. The program is written in keil.
Once the program is successfully build in the IDE
it will be burned on the chip using the Flash Magic
Software.
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Abstract - This paper present design and Analysis of D Flip-Flop (DFF’s) using stack Effect and Gate-Diffusion Input (GDI) low
power technique. Low Area and Low Power design has become one of the main reach in VLSI Design. Different circuits are
performed and compared transistor count, Area and power dissipation. Design Simulation is performed in cadence 180nm
technology.
Keywords-component; D Flip-Flops; Gate-Diffusion Inpte; Stack Effect; Low power Degital circuit.

I.

enhance the performance and density of CMOS chip. As
feature size of the CMOS technology continues to scale
down, leakage power has become an ever-increasing
important part of the total power consumption of a chip.
Sub-threshold circuit operation is driven by currents
much weaker than standard strong-inversion circuits,
and so is characterized by longer propagation delays and
limited to lower frequencies. Due to the exponential
dependency on the value of VTH, sub-threshold circuits
are very sensitive to process variations and temperature
fluctuation [7].

INTRODUCTION

The demand for increasing speed, compact
Implementation and low power dissipation and
increasing demand for battery-operated mobile
platforms like laptops, cellular phones, etc., has led to
the requirement for circuit designs to be more power
aware. Significant demand for ultra-low power
applications has provided an advantage for Circuits
capable of sub-threshold operations.
Subthreshold current of an MOSFET transistor
occurs when the gate-to-source voltage (VGS) of a
transistor is lower than its threshold voltage (VTH). When
VGS is larger than VTH, majority carriers are repelled
from the gate area of the transistor and a minority carrier
channel is created. This is known as strong-inversion, as
more minority carriers are present in the channel than
majority carriers. When VGS is lower than VTH, there are
less minority carriers in the channel, but their presence
comprises a current and the state is known as weakinversion. In standard CMOS design, this current is a
subthreshold parasitic leakage, but if the supply voltage
(VDD) is lowered below VTH, the circuit can be
operated using the subthreshold current with ultra-low
power consumption. [1].

II. GATE DIFFUSION INPUT (GDI)
TECHNIQUE
A. Introduction
GDI method is based on the use of a simple cell as
shown in Fig 1. At a first glance the basic cell reminds
the standard CMOS inverter, but there are some
important differences: (1) GDI cell contains 3 inputs - G
(common gate input of nMOS and PMOS), P (input to
the source/drain of PMOS) and N (input to the
source/drain of nMOS). (2) Bulks of both nMOS and
PMOS are connected to N or P (respectively), so it can
be arbitrarily biased at contrast with CMOS inverter. It
must be remarked, that not all the functions are possible
in standard p-well CMOS process, but can be
successfully implemented in twin-well CMOS or SO1
technologies [2],[3].

Allowing both subthreshold and superthreshold
operations of circuits offer an advantage of higher
dynamic range of the power supply voltage, which is
defined as the range of power supply voltages at which
circuits can be operated properly. Circuits are scaled to
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B. Flip
p Flop Implem
mentation with GDI
G
A novel
n
implemenntation of a GD
DI DFF is shown in
Fig2. It is based on the Master-Slavee connection of
o two
Latches. Each latch consistss of four basicc GDI
GDI D-L
Cells, reesulting in a simple eight-transistor struucture.
The com
mponents of thhe circuit can be
b divided intoo two
main cattegories
(a) Bodyy gates – respoonsible for the state of the ciircuit.
These gates are controolled by the Clk signal and create
c
two alteernative paths: one for transsparent state oof the
latch (w
when the Clkk is low an
nd the signals are
propagatting through P
PMOS transistoors), and anothher for
the hold
ding state of thhe latch (when the Clk is higgh and
internal values are maaintained due to
t conduction of
o the
NMOS transistors).
t
(b) Invverters (markked by ×) – responsiblee for
maintainning the compplementary vallues of the innternal
signals and
a the circuitt outputs. An additional
a
important
role of inverters
i
is buuffering of the internal signaals for
swing reestoration and improved driv
ving abilities of
o the
outputs.

Fig 1. GDII basic cell
s
how a simple changee of the input
Table 1 shows
configuration of
o the simple GDI
G cell corressponds to very
different Boolean functions. Most of thesee functions are
complex (6- 12
1 transistors) in CMOS, bu
ut very simple
(only 2 transisstors per functio
on) in GDI dessign method

We can be seen, in body gates the transmissiion of
the signnal is performeed through thee diffusion noddes of
the GDI cells. It mightt cause a swing
g drop of VTH in the
s
This pproblem is solved by the innternal
output signals.
inverterss in their buffeer role. Perforrmance optimizzation
of the proposed
p
circuiit can be perfformed by adjuusting
the trannsistor sizes too obtain a miinimal power delay
product.

In this work
w
most of the designed circuits were
based on the FI
F and F2 funnctions. The reeasons for this
are as followss: (1) Both F1 and F2 are complete logic
families (allow
ws realization of
o any possiblee 2-input logic
functions), (2)) F1 is the onlly GDI functioon that can be
realized in a standard p-weell CMOS proocess, because
the bulk of any
y nMOS is connstantly and equually biased.

N

P

G

O
OUTPUT

F
FUNCTION

0

B

A

A “B

F
F1

B

1

A

A
A”+B

F
F2

1

B

A

A
A+B

O
OR

B

0

A

A
AB

A
AND

C

B

A

A “B+AC

M
MUX

0

1

A

A
A”

N
NOT

Fig. 2. GDI D--Flip-Flop imp
plementation
C. Impproved Flip-Floop
Thee improved dessign, shown in Fig.3, comprisses 10
transistoors, In order to function correctly; thiis FF
requires a delay on thee clock fed to th
he selector of M
Mux1.
i
of the Mux1
M
Withoutt this delay, tthe selected input
would tooggle on the ppositive-edge of the clock before
b
the updated value haad arrived at its feedback input.
e
Resistorr can be used heere as a delay element

Table I. Various logic functions of GDI celll for different
input confiigurations.

Internatioonal Conference on Electrical annd Electronics Enngineering, ISBN
N : 978-93-816993-85-8, 9th Junee, 2012-Tirupati

112

Implemeentation of D Flipp Flop in GDI annd Stack Effect Low Power Design Techniquess

serially connected deevices, or staccked devices, have
lower leakage than thee sum of the leakage of all deevices
consumeed individuallyy. This is oftenn referred to as
a the
stack efffect [5].

Figure 3. Improved Flipp-Flop Block Schematic
S
D. Proposed D Flip Flop Dessign
The NMOS
S of the propossed circuit shown in Fig.4 is
delay element. Without this delay, the selected input off
the Mux1 wouuld toggle on thhe positive-edgge of the clock
before the up
pdated value had
h arrived att its feedback
input. NMOS is preferred over PMOS as
a NMOS has
less on resistance and hence
h
shows less power
consumption. From the sim
mulation results reveals that
proposed circcuit shows leaast power connsumption as
compared to all
a other circuitts. This D flip flop require a
delay on the clock
c
fed to thhe selector of Mux1. In this
case, the Inv1 could switch and change th
he state of the
entire FF. Mu
ux1 should tooggle only afteer the Q (the
feedback inpuut of Mux1) reaches
r
the suufficient level.
Here NMOS provides
p
only when
w
the outpu
ut is generated
at the positive edge of thee clock. After this input is
provided to Mux2
M
and the slave latch is enabled. This
added delay iss necessary forr right operatio
on of the flipflop.

Figure5
5. General scheeme of the propposed DFF utillizing
thhe stack effect
Fig.. 5 shows the general schem
me of the low-ppower
DFFs, Sufficient
S
dellay so that until
u
feedbackk has
reached at the inputt of the Muxx1.The presence of
NMOS transistor wouuld ensure thaat the Mux1 should
s
toggle
Propposed for low-frequenccy shift reegister
implemeentations. This master-slave FF
F is constructted by
cascadinng two differeent transmissio
on gate latches: the
first onee is the dynam
mic latch and the second one
o is
pseudo-sstatic latch [122]. The consideerations for chooosing
this sp
pecial structture were as follows: (a)
complem
mentary switchhes were usedd to prevent vooltage
drop an
nd this way eeliminate shortt circuit curreent in
steady state,
s
(b) stackking transistorss were insertedd into
both NM
MOS and PM
MOS parts of all inverters in
i the
circuit to
o reduce the leeakage current,, (c) employingg area
efficientt dynamic latchh (only 6 tran
nsistors) as a master
m
allows reducing
r
the tootal FF area, while pseudo--static
latch, ussed as a slave, enables to savve the output signal
s
stable ev
ven for very loow frequencies of operation. This
configurration consistss of 18 transisstors (not inclluding
the inveerter required ffor Clkb generration). Becauuse all
connectiions of the circcuit to power suupply and to grround
are throuugh the stackeed transistors, the circuit achhieves
very low
w power staticc dissipation. However, althhough
having a relatively smaall area and beeing power effiicient,
the pro
oposed circuiit is still not
n
optimizedd for
implemeentations in sshift registerss used for C
CMOS
imagers,, by means of area and num
mber of devicess. The
next subb-section descriibes the way too reduce the nuumber
of transiistors used in thhis FF.

Flop circuit usin
ng NMOS as
Figure4. Propposed D Flip-F
delay element
e
III. BASIC PRINCIPLE
P
O STACK EF
OF
FFECT
An inform
mal definition of stack effecct is: the total
leakage currennt of cascadedd transistor ch
hain decreases
with the numbber of stacked transistor incrreasing, and it
is often used to
t reduce the leeakage power.. The Leakage
current is not simply the sum
m of leakage currents
c
of all
devices. Whatt is more, one type
t
of leakag
ge current may
affect the otheer. Actually, Circuit
C
topologyy is a primary
determinant off the overall leeakage current.. In particular,
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B. Proposed flip
f flop
The area of the propossed DFF can be
b reduced by
r
Fig. 6
examining thee nature of the inputs to the register.
shows the propposed DFF havving only 15 transistors, [10]

delay

431pS

293pS

270pS
2

4.114pS

Power

66.3uW

22.2uW

15.79nW
1

30.8pW

Area
(um2)

441.4

354.8

325.0
3

191.0

VI .CON
NCLUSIONS
In This
T
paper Stack effect andd GDI Low power
p
techniquue are performeed. Stack effecct have disadvaantage
on trannsistor numbeer, Area and
d power. So new
techniquue, Gate-Diffuusion Input (G
GDI) is perfoormed
well in reducing trannsistor numberr, Delay, Areaa and
d
Thee GDI techniqque and Stack effect
power dissipation.
techniquue implementted in D Flip flop andd the
comparison result havve been discusssed. We can reduce
Area by using W/L rattio.

Figure 7: Thhe proposed DF
FF, optimized for
f an input
vector Consisting
C
of a large number of zeros
This circu
uit still has thee same efficienncy in leakage
current reductiion for the case of '0' at the FF
F output. For
this case all possible leakaage currents in
i the circuit
(signed by arrows
a
in Figg. 6) are redduced due to
connection off two series connected
c
"offf" transistors.
Note, that forr the case of the
t shift registter, having an
input vector with
w almost all "high" bits, thee proposed FF
can be optimizzed in a similaar way, taking in
i account the
high digital vaalue in the FF output
o
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IV. SIMULA
ATION
The charracterization of
o the flip-floop have been
achieved by simulation onn a 180 nm technology
t
to
F design with
h a set of repreesentative flipcompare the FF
flops, testing environment
e
each circuit havve been tested
on the same input pattern
ns. All the flip
f
flops are
mV, at 50Hz
simulated usinng cadence viirtuoso at 1.8m
frequency and
d at 27°C. Diffeerent Voltages are compared
ranging from 110mV down to
t 200mV andd temp ranging
wn to 60°C. Areas
A
are calcullated in Micro
from 10°C dow
wind with W=
=2um, L=0.12uum for PMOS and W=1um,
L=0.12um for NMOS

RENCES
REFER

RISON RESU
ULTS
V . COMPAR

Sequential
circuits
(DFF)

Stack
S
effect
e

posed
Prop
Stacck
effecct

Basic
GDI

GDI
with
NMOS
delay

No. of
transistor

18
1

15

16

11

[1]

A. Morgenstein, A. Fish, I. Wagner, ―An
A
E
Efficient
Implem
mentation of D Flip- Flop Using
U
thhe GDI Technnique, ISCAS
S ’04, pp. 6733-676,
M
May
2004.

[2]

A.. Morgenshteinn, A. Fish, I.A
A. Wagner, ―Gate―
D
Diffusion
Inputt (GDI) Poweer Efficient Method
M
fo
or Digital Combinatorial Circuits,
IEEE
Tr
Trans.
VLSI, vool. 10, no. 5, ppp. 566-581, Occtober
20002.

[3]

Arkadiy Morgenshteid, Aleexander Fish22 and
A
Issrael A. Wagneer3 Gate diffuusion input (GD
DI) –a
noovel power effficient method for digital Cirrcuits:
A
design
gy
0-7803-6741methodolog
3~
~901/$10.000 2001 IEEE.

[4]

A. P. Chanddrakasan andd R.W. Brodeersen,
Minimizing ppower Consuumption in digital
d
“M
C
CMOS
circuits””. Proc. IEEE, vol. 83, pp. 498–
5223, Apr. 1995.

Internatioonal Conference on Electrical annd Electronics Enngineering, ISBN
N : 978-93-816993-85-8, 9th Junee, 2012-Tirupati

114

Implementation of D Flip Flop in GDI and Stack Effect Low Power Design Techniques

[5]

S. Narendra, “Scaling of Stack Effect and its
Application for Leakage Reduction". ISLPED
2001, pp. 195-200.

[6]

S. Kang, "Elements of Low Power Design for
Integrated Systems".ISLPED ’03, August, 2003.

[7]

A. Wang, B. H. Calhoun and A. Chandrakasan,
“Sub-threshold design for ultra low-power
systems”. Springer publishers, 2005S.

[8]

[9]

[10]

Z. Chen, L. Wei, K. Roy, "Estimation of Standby
Leakage Power in CMOS Circuits Considering
Accurate Modeling of Transistor Stacks,
"Proceedings of the International Symposium on
Low Power Electronics and Design, pp. 239-244,
1998.

[11] Y. Ye, S. Borkar and V. De, "A New Technique
for Standby Leakage Reduction in HighPerformance Circuits, "Symposium on VLSI
Circuits, pp. 40-41, June 1998.

Sagi Fisher, Adam Teman, Dmitry Vaysman,
Alexander Gertsman, Orly Yadid-Pecht, ―UltraLow Power Subthreshold Flip-Flop Design ,
ISCAS 2009, IEEE international symposium on
Circuits and systems, pp. 1573-1576.

[12]

J. Kao , S. Narendra and A. Chandrakasan,
"Subthreshold leakage modeling and reduction
techniques", Proc. of the International conference
on Computer-aided design, p.141-148, November
10-14, 2002, San Jose, California

J. M. Rabay, "Digital Integrated Circuits – A
Design Perspective", Prentice Hall International
Editions



International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

115

A Case Study –Storage Virtualization-Its Types And
Analysis of its Economic Benefits
Priyanka C. Dave
Advance Networking and Telecom Dept. (SOIT), International Institute of Information Technology, Pune, India
E‐mail : priyankad_aug10@net.isquareit.ac.in

Abstract - This paper deals in the study of the storage virtualization and its types which shows the approach which enables us to
take a view at the intersection of storage technologies and financial principles. Not all storage economic actions are quantitative,
some are qualitative in nature. For example, reducing the cost of risk of an outage can be part of an effective business case for
change. When possible, conversion of technical and operational advantages into financial terms will increase business case for a
storage strategy because it is cheaper to virtualize and reclaim than purchase that capacity.
Keywords- LVM, RAID, LUN, iSCSI, SAN, NAS, RSCNs, OPEX, MAID, SSD, SAS, CAPEX, SATA.

I.

INTRODUCTION

II. CHARACTERISTICS OF IDEAL SYSTEM

On average, for every 12 terabytes (TB) of usable
disk capacity within the storage infrastructure, there is
potential for $1-million savings in net operating
expense. Over 2.5 billion users will connect to the
Internet in the next five years with over 10 billion
devices. This usage will require eight times the amount
of storage capacity, 16 times the network capacity, and
over 20 times the compute capacityin near future. To
make progress, an organization must map costs to
proven methods and techniques that can actually reduce
those costs. The points discussed in this paper,
Econometrics can be chosen based on the organization's
priorities and strategies, applied to the entire storage
infrastructure and brought to hold up when evaluation of
future products, designs and architectures are to be
done.

Many vendors offer storage virtualization solutions,
eachimplemented in a different way or offered in
different packaging.Therefore, it is important to
understand the characteristics of anideal storage
virtualization solution.
A good storage virtualization solution should:

SANs helped organizations consolidate their
storage assetsto improve capacity utilization by sharing
their storage resource effectively. This simplified
management by using common software tools, and
enabled replication of important information over
farther places to provide great levels of security over
data corruption, noise, disaster events.
Many larger organizations, typically financial
institutions and telecommunication providers, were
among the first toimplement SANs.Even though these
improvements helped organizations extract better value
from their storage investments, some problems still are
unresolved.

•

Enhance the storage resources it is virtualizing
through the aggregation of services to increase the
return of existingassets.

•

Not add another level of
configuration andmanagement.

•

Improve performance rather than act as a bottleneck
inorder for it to be scalable.

•

Scalability is the capability of asystem to maintain
performance linearly as new resources(typically
hardware) are added.

•

Provide secure multi-tenancy so that users and data
canshare virtual resources without exposure to other
users’bad behavior or mistakes.

•

Not be proprietary, but virtualize other vendor
storage inthe same way as its own storage to make
the management

complexity

in

Section of SANs were created due topoor
interoperability between different vendors and
devices,utilization levels were still relatively low due to
traditionalstorage allocation practices being used, and
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the lack of mobilityor
m
rep
plication betw
ween different
storage vendorrs.

Althhough file systems helpped to refeerence
informattion easily, asmore and more
m
of them were
created, exhausting thhe storagespace of the phyysical
nother LUN w
would be createed and given to
t the
LUN, an
operating system to continue storiing files. To know
d
was storeed on what LUN,
L
the operrating
which data
system would
w
assign eeach one a volu
ume number, nname,
or identiifier.

Storage infraastructures aree evolving from
fr
multiple
topologies succh as Fibre Chaannel, Ethernett / iSCSI.
III. TYPES OF
O STORAGE
E VIRTUALIZ
ZATION
Virtualizaation can also be implementted in various
layers of theestorage infraastructure, staarting at the
operating systtems devicefille through to the host bus
adapter, storagge network, an
ndstorage arrayy, as shown in
Figure showss storage archhitecture folloows a logical
system.

In Windows
W
weaare most likelly familiar to each
volume such as drivees C:\ or D:\, whereas in UNIX
U
these lo
ook like /dev/hhd0 or /dev/hd
d1. As applicaations
anduserss created moree files, more vo
olumes were needed
to keep up,
u were very ddifficult to mannage.
Theen operating syystem vendorss came up witth the
concept ofa logical vollume manager (LVM) . Mucch like
t
to prresent
how filee systemsgrouuped blocks together
files, LVMs groupedd volumesor LUNs togethher to
present larger, morre flexible storage poolls to
applicatiions, as shownn in below Figuure. When an LVM
started torun
t
out of sppace, you cou
uld concatenatee , or
add anotther volume,too make it largeer without haviing to
reconfig
gure the applicationor shut itt down. Conveersely,
if you had
h a large voluume that you wanted
w
to slice into
smaller chunks,
c
LVMss would let you
upartition it in order
to separate different innformation, itss like slicing for
fo the
operating system itselff and the other for user data.

gical system
Figure: Storaage architecturre follows a log
a.

In the servver

With trad
ditional storag
ge hardware devices that
connecteddirecctly to serverss, the actual magnetic
m
disk
was presentedd toservers andd their operatinng systems as
LUNs, wheree the diskw
was arranged into sectors
comprised of a number of fixed
f
size bloccks. To allow
applications to
t not only store, but finndinformation
easily, the opeerating system arranged thesee blocksinto a
“file system.” Much like a paper-based
p
filling system, a
s
a logiccal way of refeerencing these
filesystem is simply
blocks intoa series of unnique files, each with a
n
and typ
peso they caan be easily
meaningful name
accessed.

Figuure: Logical voolume managerrs (LVMs) storre
informaation in file systems.
Althhough stripingg greatly helped to retrievee data
faster, itt didpose a signnificant risk thhat, if just one of the
disks failed, theneffecctively the fulll data could not
n be
retrievedd, resulting inncorruption. Inn the 1980s, a new
striping method was inntroduced,RAIID, which incrreased
data reliiability if diskss failed. RAID
D-1duplicates all
a the
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data across every disk, providing a backupcopy for
everything. Although this provides high levels
ofresilience, it is extremely expensive because you need
doublethe amount of storage. RAID-5, combines the
performance of striping plus parity, which provides
recoveryin the event of a disk failure. By using a
mathematical formulato calculate the parity, if a disk
were to fail in the RAID set,then the data can be
regenerated and retrieved with no impact.More recently,
RAID-6 was introduced to cope with the
longregeneration times of large disk drives, writing
parity informationto two disks instead of one.

•

When it comes to the migration or replication of
data (either locally or remotely) it becomes difficult
to keep track of data protection across the entire
environment.

b.

In the storage network

With Network attached storage (NAS) and storage
area networks (SANs), it became possible to separate
disks and their controllers from servers thus sharing the
storage resources more effectively considering all
applications Network-based storage virtualization nits
and embeds the intelligence of managing the storage
resources in the network layer between the server and
the storage array, either in-band or out-of-band.
The in-band (symmetric) approach, nits the
virtualization in the I/O (input/output) path between the
server and storage array and can be implemented in the
SAN devices/switches.
All I/O requests, along with the data, pass through
the device, the server interacting with the virtualization
device but never directly with the storage device. The
virtualization device analyzes the request, consults its
mapping tables, and informs I/O to the storage device.
These devices translate storage requests and are able to
cache data with their on-board memory, provide metrics
on data usage, manage replication services, orchestrate
data migration and implement thin provisioning.

Figure: How RAID-5 set used to minimize data loss.
¾

Advantages of sever virtualization

•

Server-based storage virtualization is highly
configurable and flexible since it’s implemented in
the system software.

•

Because most operating systems incorporate this
functionality into their system software, it is very
cheap.

•

It does not require additional hardware in the
storage infrastructure and works with any devices
that can be seen by the operating system.

¾

Disadvantages of sever virtualization

•

Although it helps maximize the efficiency and
resilience of storage resources, it’s optimized on a
per-server basis only.

•

The task of mirroring, striping, and calculating
parity requires additional processing, taking
valuable CPU and memory resources away from the
application.

•

Since every operating system implements file
systems and volume management in different ways,
organizations with multiple IT vendors need to
maintain different skill sets and processes, with
higher costs.

Figure: In-band network storage virtualization is
embedded in the I/O path.
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Both approaches also suffer from a number of
drawbacks:

The out-of-band approach, sometimes referred to as
asymmetric , uses intelligent switches to maintain direct
interaction between the servers and the storage arrays.
It does not strictly reside in the I/O path like the inband approach, but it works hand in hand with specific
virtualization enabled SAN switches to perform specific
tasks. The servers maintain direct interaction with the
storage array through the intelligent switch. The out-ofband appliance maintains a map (often referred to as
meta-data ) of all the storage resources connected in the
SAN and instructs the server where to find it.
In this two-step process, the server use special
software or an agent, as instructions need to be sent
through the SAN to make it work.
As data never passes through the virtualization
device, performance is only slightly impacted; however,
functions such as caching of data are not possible.
Both in-band and out-of-band approaches provide
storage virtualization with the ability to:
•

Pool heterogeneous vendor storage products in a
seamless

•

accessible pool.

•

Perform replication between non-like devices.

•

Provide a single management interface.

•

Implementation can be very complex because the
pooling of storage requires the storage extents to be
again mapped into virtual mapping. This requires a
mapping table, which becomes a single point of
failure, and a vendor lock-in.

•

Moving to a different virtualization is extremely
difficult or impossible as all the data must be
moved back through the mapping table.

•

The virtualization devices are typically servers
running system software and requiring as much
maintenance as a regular server.

•

Clustering is needed to protect the mapping tables
and maintain cache consistency between the nodes,
which can be risky.

•

Servers lack scalability as servers are limited in the
number of storage ports they can support and RAM
(random access memory) capacity.

•

The I/O can suffer from latency, impacting
performance and scalability due to the multiple
steps required to complete the request, and limited
to the amount of memory and CPU available in the
appliance nodes.

•

Decoupling the virtualization from the storage once
it has been implemented is impossible because all
the meta-data resides in the appliance, thereby
making it proprietary.

•

Solutions on the market only exist for fibre channel
(FC) based SANs. These devices are not suitable
for Internet protocol (IP) based SANs, which utilize
iSCSI (Internet smallcomputer system interface),
NAS, or mainframe servers.

•

Since both approaches are dependent on the SAN,
they require additional switch ports, which involves
additional zoning complexity.

•

When migrating data between storage systems, the
virtualization appliance must read and write the
data through the SAN, check status coming back,
and maintain a log for any changes during the move
that impact performance.

•

All of these add complexity and cost to the SAN,
which makes it very difficult to manage the network
with registered state change notifications (RSCNs,
which notify specified nodes of any major fabric
changes), inter-switch chatter, zoning changes, and
buffer credit management.

•

SANs are the third leading cause of application
failure after human and software errors.

However, only the in-band approach can cache data for
increased performance.

Figure: Out-of-band network storage virtualization
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c.

In the Storage controller

Enterprise-class storage arrays, which have features
and capability suitable for large organizations, have
always featured virtualization capabilities enhance the
physical storage resource Eg: RAID, for providing data
protection from disk failures. Host storage domains are
another example, for virtualizing front-end connection
ports to allow multiple operating systems to use the
same physical port.
Many
enterprise-class
devices
incorporate
sophisticated switching architectures with multiple
physical connections to disk drives to provide balanced
performance and resilience, as well as the ability to
logically segment internal global cache for service
quality and security.
Controller-based storage virtualization: This way of
storage array allows heterogeneous vendor storage
arrays to be directly connected to its controllers. This
approach has benefits, including not requiring a
remapping of LUNs or extents, meaning no additional
layer of management and far less complexity in the
network.
Once virtualized in this manner, the sophisticated
microcode software that resides on the storage controller
presents the external storage assets as if they resided
within the array, with hosts none the wiser of where they
are physically connected.

•

Complexity is reduced as no additional hardware is
needed to have the benefits of virtualization.

•

Controller-based virtualization is typically cheaper
than other approaches due to the ability to leverage
existing.

•

SAN infrastructure, and the opportunity to
consolidate
management,
replication,
and
availability tools.

•

Capabilities such as replication, partitioning,
migration, and thin provisioning are extended to
legacy storage arrays.

•

Reduction in data protection costs because of
heterogeneous data replication

•

Interoperability issues are reduced as the virtualized
controller mimics a server connection to external
storage.

•

Mainframes can also be connected, reducing islands
of stranded storage. This enables one common
management, data protection, and search
methodology across the entire environment.

•

Interconnectivity assets and non-disruptive data
migration from one platform to another without any
application downtime assists in technology refresh
cycles.

With virtualization embedded in the controller, an
enterprise storage array has ten times the cache size of a
SAN controller and more port connectivity than a SAN
based virtualization appliance. This increases the
scalability beyond SAN-based appliances.
A storage controller can enhance the performance
of attached modular storage by as much as 30 percent.
SAN based virtualization can’t enhance the performance
of external storage and in most cases will degrade its
performance.
IV. SAVINGS IN STORAGE
Storage virtualization plays an important part in the
storage economics equation as it is an enabling
technology to accelerate efficiency and productivity
improvements that justify a business case for change.
For several years, Hitachi Data Systems has
conducted exercises for hundreds of organizations
around the world, assessing the economic impact of
storage on their business.

Figure: Controller-based storage virtualization allows
external storage to appear as if it’s internal
a.

Advantages:

•

No proprietary lock-in as connectivity to external
storage is made via industry standard protocols.

This single data point, which is often sufficient to
justify further investigation and economic analysis, is
reached through savings across the business
environment. Here are the average saving in each
category:
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•

Reduced waste, 25 percent

•

Multiprotocol SAN storage

•

Reduced outages, 20 percent

•

De-duplication, data compression

•

Reduction in labor and management, 15 percent

•

Integrated archive

•

Reduced maintenance fees, 15 percent

•

Capacity on demand

•

Environmental savings, 10 percent

•

•

Miscellaneous operating efficiency improvements,
5 percent

Management, policy-based storage provisioning
Primary areas of designing & investigation should
include:

•

Other savings, 10 percent



Data protection: This includes the cost of the
organization’s backup and business continuity
infrastructure and all related planning and
operational like include tape, replication, mirroring
sites, and activity.



Maintenance: The cost of hardware and software
maintenance is linked to the capacity deployed,
whether in use or not. It may increase as hardware
warranties and bundled service deals expire.



Staff costs: The labour cost of storage
administration and provisioning can be significant,
especially in complex heterogeneous environments
as they might have multiple management interfaces
and distributed architectures.



Environment costs: Power, cooling, and floor-space
costs are increasingly important as companies strive
to meet efficiency targets as organizations wants to
meet profits by saving more and more money.



More and more companies are reaching or have
reached absolute limits on their data centre growth
and power consumption.



Machine and process related Outage costs:
Variation is seen depending on the organization
type, industry sector, and application concerned. A
realistic estimate of outage costs is a key element in
planning the company’s business continuity
arrangements.



Cost of growth: Its depend on the storage tiering
structure, since each tier is typically subject to
different growth rates, capital expenditure
(CAPEX), and hardware price erosion.

Figure: Total cost of ownership (TCO), comparing the
status.
TCO analysis is used when the financial benefits of
two or more proposed solutions, or a solution against the
status quo, must be assessed. The analysis places the
total lifetime operating and purchasing costs of the
assets side by side for comparison.
Planing and designing up a IT budget in business is
to determine what expense & categorize to the
organization.
Operating expenses (OPEX) fall into two primary
categories: hard costs, the tangible and visible expenses
that find their way into budgets and financial reports;
and soft costs, those less tangible but equally important
measures, such as performance and availability. Each
organization will have its own idea of which costs are
hard and which are soft. some of the key ingredients for
economically superior architectures are:
•

Virtualization of volumes, file systems, storage
systems

Eg:lower tiers tend to grow more quickly than
higher tiers and the price of low-cost SATA (serial
advanced technology attachment) hard drives

•

Dynamically tiered storage

V. CONCLUSION

•

Intermix storage (disk types) within the same
storage
system (solid state disk or SSD, SAS,
SATA)

•

Thin provisioning

•

Power down disk, MAID

Managing Challenges in the Virtualized Storage
Environment considering the costs and proper planning
& designing and also considering other investment areas
like Disk-based backup Simple storage consolidation
and tech refresh, Data De-duplication, Common storage
services catalog,
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A Case Study –Storage Virtualization-Its Types And Analysis of its Economic Benefits

Active Content Archive leads to efficient & economic
storage area network. Storage Virtualization-Its Types &
Analysis of Economic benefits so as to have flexible
network that will be serviceable well into the future to
better meet business objectives.
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Abstract - Modern power systems are interconnected for the purpose of satisfying the consumers demands as well as electric
energy of the system must be maintained at a desired operating level characterized by nominal frequency, voltage profile and load
flow configuration. Automatic Generation Control (AGC) plays a significant role in the power system by maintaining scheduled
system frequency and tie line flow during normal operating condition and also during small perturbations. Several approaches for
the control and design of nonlinear controllers are proposed in the literature. Generally P ,PI and PID controllers are not suitable
for nonlinear process,since the parameters of these controllers are designed by linearising the system around an operating
point.Since power systems are highly nonlinear, the AGC system requires a non linear controller for the effective control
action.This work presents the Automatic generation control (AGC) of an interconnected three area thermal system using a
nonlinear intelligent control scheme.For carrying out AGC for the three area system,nonlinear intelligent controller(fuzzy) is
used in , and change in generation in all the areas and change in overall frequency of the system is examined using MATLAB
SIMULINK. The aim of the proposed controller is to restore the frequency to its nominal value in the smallest possible time
whenever there is any change in load demand.

I.

changes and an abnormal condition like outages of
generation occurs. These mismatches have to be
corrected
through
supplementary
control.Load
frequency control (LFC) of interconnected power
system is defined as the regulation of power output of
generators within a prescribed area, in response to
change in system frequency, tie line loading, or the
relation of these to each other, so as to maintain the
scheduled system frequency and/or established
interchange with other areas within pre-determined
limits[1].

INTRODUCTION

Power system is a system which maintains a
balance in the generation and distribution of electric
power between the power plant and consumer
premises.Power system consists of large no: of
electrical utilities connected together .To attain the
interconnection of power systems Electric energy must
be maintained at constant operating level charecterised
by nominal frequency.Little attention has been given in
the field of controlling the power flow of generators
with the fast variation of loads. With the increase in
electrical power demand, the capacity and complexity
of the power system is also increasing. The power
supplied to meet out the demand, in addition to
uninterpolation, must also meet certain minimum
requirements in regard to the quality like constant
voltage, constant frequency and high reliability. This
means that the power generation not only should meet
the prevailing demand but also be economical and
profitable to the utilities. Large scales power systems
are normally composed of control areas or regions
representing coherent groups of generators.The various
areas are interconnected through tie-lines. The tie-lines
are utilized for contractual energy exchange between
areas and provide inter-area support in case of abnormal
conditions. Mismatches in frequency and scheduled
power interchanges between areas arise as area load

II. MULTI AREA SYSTEMS FREQUENCY
CONTROL
Change in load demand are of two types a) slow
varying changes in load demand b) fast random
variations. The voltage regulators which are designed
are in sensitive to fast random changes.Otherwise the
system will be prone to hunting resulting in excessive
wear and tear of the rotating equipment.Power plant in
the power system (single area system ) can properly
designed to attain the constant power flow to overcome
the sudden deviation in frequency due to large load
demands. Load forecasting design strategies is not a
good option as the prediction is absolutely based on the
prehistoric data of the load demands.Several
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Folllowing event 1,
1 the frequenccy does not falll too
quickly, so there is tim
me for the AGC
C system to usse the
t load-generration
regulatioon power and thus recover the
balance. The primarry and suppplementary coontrol
actions, and the baalance betweeen generation and
demand will be reestablished. Usiing Union forr the
E
(UC
CTE)
Coordination of Trannsmission of Electricity
terminollogy, in addition to supplem
mentary (seconddary)
control, the AGC systeems can perforrm another levvel of
n
tertiary control[5][6].
control named

approaches fo
or control andd the design of nonlinear
[11]
intelligent conntrollers are pro
oposed in this project
p
.

III. ADV
VANTAGES OF NONLINEAR AGC IN
N
MU
ULTIAREA S
SYSTEM
Fig 1 Dynamiic response of load
l
frequencyy control with
and without
w
nonlineear controller acction

Whhen load in thhe system increeases turbine sspeed
drops beefore the goveernor can adjusst the input. As
A the
change in
i the value off speed decreaases the error signal
s
becomess smaller and the positions of governor vvalve
get closee to the requirred position, to
o maintain connstant
speed. However
H
the constant speed will not be thhe set
point annd there will be an offset, to over comee this
problem
m an integraator is add
ded, which will
automatiically adjust the generatioon to restoree the
frequenccy to its nominal value. Thiis scheme is ccalled
automatiic generation control (AGC
C)[10]. The rolle of
AGC is to divide the loads among the system, sttation
and gennerator to acchieve maximu
um economy and
accuratee control of thhe scheduled in
nterchanges of tieline pow
wer while maiintaining a reaasonability uniiform
frequenccy.Automatic ggeneration conntrol (AGC) plays a
very impportant role in power system
m as its main roole is
to mainttain the system
m frequency and
a tie line floow at
their sch
heduled values during normall period.

Dependin
ng on the freqquency deviatio
on range, on
IEEE standardds, and in addittion to the natuural governor
response, is known as the
t
primary control, the
GC), or secondary control,
supplementaryy control (AG
and emergencyy control may all be required to maintain
power system frequency. Under
U
normal operation,
o
the
small frequenncy deviations can be attenuuated by the
primary contrrol. For largerr frequency deeviation (offnormal operation),accordingg to the availabble amount of
power reservee, the AGC iss responsible for restoring
system frequeency. Figure 2 shows an example
e
of a
typical powerr system respo
onse to a pow
wer plant trip
event, with th
he responses of
o primary, su
upplementary,
and emergen2
2cy controls. Following event
e
1, the
primary contrrol loops of alll generating units
u
respond
within a few seconds. As soon as the balance
b
is reestablished, the
t
system frequency staabilizes and
remains at a fixed value. Consequently, the tie-line
m will differ
power flows in a multiareaa power system
from the scheduled values. The supplemeentary control
will take oveer the remainning frequencyy and power
deviation afterr a few seconnds, and can reeestablish the
nominal frequuency and specified power cross-border
exchanges by allocation of reegulating poweer[12].

The main objectives can
c be summarrized as
(i) To hold
h
system ffrequency at or
o very close to a
speccified/nominal value.
(ii) To maintain
m
correcct value of interrchange powerr
betw
ween control arreas
(iii) To maintain
m
each units
u
generatioon at the most
econnomic value.
IV. CONCEPT OF F
FUZZY LOGIIC
An objective of fuzzy logic has
h been to make
m
computeers think like ppeople. Fuzzy logic can deal with
the vaguueness intrinsic to human thhinking and naatural
languagee and recognizzes that its natuure is different from
randomnness. Using fuzzzy logic algorrithms could ennable
machinees to understannd and responnd to vague huuman
conceptss such as hot, cold, large, small, etc. It also
could prrovide a relattively simple approach to reach
r

Fig 2.Ann example of Prrimary Seconddary and
Emergencyy controls
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definite conclusions from imprecise information.
Almost every application, including embedded control
applications, could reap some benefits from fuzzy logic.
Its incorporation in embedded systems could lead to
enhanced performance, increased simplicity and
productivity, reduced cost and time to- market, along
with other benefits. Fuzzy logic has the advantage of
modeling complex, nonlinear problems linguistically
rather than mathematically and using natural language
processing (computing with words). The use of fuzzy
logic requires, however, the knowledge of a human
expert to create an algorithm that mimics his/her
expertise and thinking. Also, studying the stability of a
fuzzy system is a demanding task. A fuzzy set is a set
where degrees of membership between 1 and 0 are
allowed; it allows partial membership. Fuzzy sets can
thus better reflect the way intelligent people think. For
example, an intelligent person will not classify people
as either friends or enemies; there is a range between
these two extremes. Not recognizing that there are
degrees in every trait can lead to erroneous decisions.
Vague human expressions such as tall, hot, cold, etc.
can be expressed by fuzzy sets of the form[2][3][4]

Fig 3.Commonly used membership functions
(a) triangular membership function
(b) trapezoidal membership function
(c) Gaussian membership functions
VI. FUZZYLOGIC CONTROLER

A = {(x,μA(x))xєX} where X represents the universe of
discourse and μA(x) assumes values in the range from 1
to 0.

Fuzzy logic controller is used for automatic
generation control in a three area system here.Basic
block diagram of fuzzy logic controller is as shown
under.

V. DETERMINATION OF MEMBERSHIP
FUNCTIONS
Discrete and continuous membership functions of a
fuzzy set are intended to capture a person’s thinking.
Fuzzy membership functions can still be determined
subjectively in practical problems based on an expert’s
opinion. In such a situation one can think of
membership functions as a technique to formalize
empirical problem solving that is based on experience
rather than the knowledge of theory. The expert’s way
of thinking can be captured either directly or through a
special algorithm. Such determination could become
more focused by physical measurements if the need
arises. Available frequency histograms and other
probability data can also help in constructing the
membership function[7]. It is important, however, to
note that membership function values, or grades of
membership, are not probabilities and they do not have
to add to 1. Membership construction can be further
simplified by selecting their form from the smaller
family of the commonly used ones, such as those shown
in Figure below.

Fig 4 Basic structure of Fuzzylogic Controller
The main building units of an FLC are a
fuzzification unit, a fuzzy logic reasoning unit, a
knowledge base, and a defuzzification unit.
Defuzzification is the process of converting inferred
fuzzy control actions into a crisp control action.
Design
In the design of an FLC system it is assumed that:
i) A solution exists. ii) The input and output variables
can be observed and measured. iii) An adequate
solution (not necessarily an optimum one) is acceptable.
iv) A linguistic model can be created based on the
knowledge of a human expert.
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Fuzzy modelling is the method of describing the
characteristics of a system using fuzzy inference rules.
The method has a distinguishing feature in that it can
express linguistically complex nonlinear systems. It is
however, very hard to identify the rules and tune the
membership functions of the fuzzy reasoning. Fuzzy
controllers are normally built with the use of fuzzy
riles. The membership functions for the fuzzy sets will
be derived from the information available from the
domain experts and/or observed control actions. The
building of such rules and membership functions
require tuning. That is, performance of the controller
must be measured and the membership functions and
rules adjusted based upon the performance. This
process will be time consuming.

(iii) Decision-making logic and
(iv) Defuzzificatian
VII. ALGORITHM FOR FUZZY LOGIC
APPLICATION TO AGC PROBLEM
The calculation of the control action in the fuzzy
algorithm consists of following four steps[9].

Convert the error and change of frequency into
fuzzy variables i.e. linguistic variables such as
Positive Big (PB), Positive Medium (PM) etc., as
given below.

3.

Evaluate the decision rules shown in rule base
given below using the compositional rule of
inference.

4.

Calculate the deterministic input required to
regulate the process[8].

NS

NS

ZE

PS

PM

NM

NS

ZE

PS

PM

PB

PS

NM

NS

ZE

PS

PS

PM

PB

PM

NS

ZE

PS

PS

PM

PM

PB

PB

ZE

PS

PM

PB

PB

PB

PB

The AGC system investigated in this work is
composed of an interconnection of three areas,
comprising single-stage reheat thermal system. Typical
generation rate constraints of 3%/min for the thermal
area and 4.5%/s (270%/min) for raising generation and
6%/s(360%/min)
for
lowering
generation
.
Investigations have been carried out on three unequal
area (area 1: 2000 MW, area 2: 4000 MW, and area 3:
8000 MW) systems. MATLAB version 7.01 has been
used to obtain dynamic responses. Per unit values of
different parameters of the unequal areas are considered
to be same on their respective MW capacity bases[13][17].

(ii) Knowledge base

2.

NM

NB

VIII. SYSTEM INVESTIGATED

(i) Fuzzification

Calculate area control error (ACE) and change of
frequency (delF).

NB

ZE

Where NB = negative big; NS = negative small;
ZE=zero; PS = positive small; NM- Negative Medium;
NS = negative small; ZE = zero; PS = positive small;
PM-Positive Medium

The basic configuration of Fuzzy Logic Controller
(FLC) consists of four main parts

1.

NS

The control rules are formulated in linguistic terms
using fuzzy sets to describe the magnitude of error, the
frequency deviation and the magnitude of the
appropriate control action.
Rule base (with 7 membership functions)
Membership function used is Gaussian. Method
used for defuzzification is centroid method.
DelF/ACE

NB

NM

NS

ZE

PS

PM

PB

NB

NB

NB

NB

NB

NM

NS

ZE

NM

NB

NB

NM

NM

NS

ZE

PS

Table1:Data sheet of Three area Thermal system Result
The Automatic Generation Control of 3
interconnected areas was performed using nonlinear
intelligent
controllers
and
simulated
by
MATLAB/SIMULINK software.Change in frequency
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change in freq.in areachange
3
in freq. in areachange
2
in freq.in area 1

with load change was reduced to near zero. Peak
overshoot is reduced by fuzzy as compared with
integral controller. Tie line generation change in all
areas is analysed. .

[3]

A. Mangla and J. Nanda , “Automatic
Generation Control of an Interconnected HydroThermal System Using Conventional Integral
and Fuzzy Logic Controller” international
conferencr on electrical utility, deregulation,
destructuring, and power technologies,pp372377, April 2004.
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Ahmad M. Ibrahim, Fuzzy Logic for Embedded
Systems Applications, Elsevier science (USA)2004
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Fig 6.Tie line power Frequency vs Time Graphs
IX. CONCLUSION
Numerous analog and digital control schemes
using nonlinear and linear optimal/robust, adaptive, and
intelligent control techniques have been presented. The
most recent advance in the AGC synthesis to tackle the
difficulty of using complex/nonlinear power system
models. In this work AGC for a three area system is
carried out, the future scope of this work is that AGC
can be carried out for more than three areas Performing
the Automatic generation control of three
interconnected areas, the change in frequency with load
change in any of the three areas is obtained and how
much generation change occurs in both all areas is
calculated[20][21]. How much power the three areas have
to interchange to keep the frequency within permissible
limits is measured. Measured values are analysed, and
area control is measured and it is reduced by nonlinear
intelligent controllers to AGC problem in a three area
system. Also the overall time required for the frequency
stabilization is reduced to a large extent.This can be
performed by other artificial intelligent technique
too[18].
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Abstract - In modern interconnected power systems, Power System Stabilizer (PSS) is widely utilized to damp low frequency power
oscillations and to improve the small signal stability. Generally, a PSS design include two aspects, the choice of the PSS installation
site and the design of the PSS parameters. Eigen value analysis and participation methods have been used in the problem of selection
of PSS site. Various methods such as electric torque analysis, phase compensation and pole replacement have been proposed and
utilized in the design of PSS parameters. New methods in robust design of PSS parameter have been appeared in more recent
literatures. However, all these PSS parameter design methods are based on a linear system model of power systems at a certain
operating point. One shortcoming for an effective PSS setting for small-signal stability is that the synchronizing torque may be
impaired following a large disturbance. This paper proposes a trajectory sensitivity based method for optimization called as “Particle
Swarm Optimization”. For this a Low Frequency Oscillations is created in a Three-machine Nine-bus system and these LFOs are
damped with the help of a well-designed PSS using PSO. By using this method the model and effectiveness are verified and a
comparison study is carried out without PSS, a CPSS and a PSS-PSO using the time domain nonlinear simulations of Three-machine
Nine-bus system using MAT LAB/ SIMULINK.
Key words - Power System Stabilizer, Particle Swarm Optimization, Low Frequency Oscillations, Conventional Power System
Stabilizer.

I.

dynamic performance of the power system. It is shown
that the appropriate selection of CPSS parameters results
in satisfactory performance during system upsets.

INTRODUCTION

POWER SYSTEMS experience low-frequency
oscillations due to disturbances. The oscillations may
sustain and grow to cause system separation if adequate
damping is not available. To enhance system damping,
the generators are equipped with power system
stabilizers (PSSs) that provide supplementary feedback
stabilizing signals in the excitation systems. DeMello
and Concordia [1] presented the concepts of
synchronous machine stability as affected by excitation
control. They established an understanding of the
stabilizing requirements for static excitation systems. In
recent years, several approaches based on modern
control theory have been applied to PSS design problem.
These include optimal control, adaptive control, variable
structure control, and intelligent control. Despite the
potential of modern control techniques with different
structures, power-system utilities still prefer the
conventional lead-lag PSS structure. The reasons behind
that might be the ease of tuning of conventional
stabilizer parameters during commissioning and the lack
of assurance of the stability related to some adaptive or
variable structure techniques. Kundur [2] have presented
a comprehensive analysis of the effects of the different
conventional PSS (CPSS) parameters on the overall

A lot of different techniques have been reported in
the literature pertaining to coordinated design problem
of CPSS. Different techniques of sequential design of
PSSs are presented [3], [4] to damp out one of the
electromechanical modes at a time. However, the
stabilizers designed to damp one mode can produce
adverse effects in other modes. The sequential design of
PSSs is avoided in, where various methods for
simultaneous tuning of PSSs in multi-machine power
systems are proposed. Unfortunately, the proposed
techniques are iterative and require heavy computation
burden due to system reduction procedure. In addition,
the initialization step of these algorithms is crucial and
affects the final dynamic response of the controlled
system. A gradient procedure for optimization of PSS
parameters is presented by D. Xia and G. T. Heyd [5].
Unfortunately, the problem of the PSS design is a
multimodal optimization problem (i.e., there exists more
than one local optimum). Hence, local optimization
techniques are not suitable for such a problem. The
number of iterations will also be more high. Moreover,
there is no local criterion to decide whether a local
solution is also the global solution. Therefore,
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conventional optimization methods that make use of
derivatives and gradients, in general, not able to identify
the global optimum.
Recently, a heuristic search algorithms such as
genetic algorithm (GA), tabu search algorithm is
proposed by Y. L. Abdel-Magid [6] and simulated
annealing have been applied to the problem of PSS
design. The results are promising and confirm the
potential of these algorithms for optimal PSS design.
Unlike other optimization techniques, GA is a
population-based search algorithm, which works with a
population of strings that represent different potential
solutions. Therefore, GA has implicit parallelism that
enhances its search capability and the optima can be
located more quickly when applied to complex
optimization problems. Unfortunately, recent research
has identified some deficiencies in GA performance.
This degradation in efficiency is apparent in applications
with highly epistatic objective functions in which the
parameters being optimized are highly correlate . A new
evolutionary computation technique, called particle
swarm optimization (PSO), has been proposed and
introduced recently. This technique combines social
psychology principles in socio-cognition human agents
and evolutionary computations. PSO has been motivated
by the behavior of organisms, such as fish schooling and
bird flocking. Generally, PSO is characterized as a
simple concept, easy to implement, and computationally
efficient. Unlike the other heuristic techniques, PSO has
a flexible and well-balanced mechanism to enhance the
global and local exploration abilities.

Fig. 1. Three-machine nine-bus power system.
II. PROBLEM STATEMENT
A power system can be modeled by a set of
nonlinear differential equations as
X=f(X,U)

(1)

Where X is the vector of the state variables, and U is the
vector of input variables. In this study, the two-axis
model is used for non-linear time domain specifications.
In the design of PSSs, the linearized incremental models
around
an
equilibrium
point
are
usually
employed.Therefore, the state equation of a power
system with n machines and nPSS stabilizers can be
written as,

In this paper, a novel PSO-based approach to PSS
design is proposed. For that a Three-machine Nine-bus
power system is created without a PSS and then Low
Frequency Oscillations are created. For damping the
Low Frequency Power Oscillations and to improve the
Small Signal Stability a properly designed PSS has to be
implemented. The problem of PSS design is formulated
as an optimization problem with mild constraints and
two different eigen-value based objective functions.
Then, a PSO algorithm is employed to solve this
optimization problem. Thus a PSO-PSS is designed and
the LFOs are damped effectively which is better than
without a Power System Stabilizer and with a
Conventional Power System Stablizer. To investigate
the potential of the proposed approach the model and
effectiveness are verified and time domain non-linear
simulations on the Three-machine Nine-bus system
using MAT LAB/ SIMULINK. From the simulation
results it is clear that the Low Frequency Oscillations
are damped effectively by using a well-designed PSOPSS from the speed-deviation Vs time curves as well as
power angle Vs time curves. In addition, the
performance of the proposed PSO-PSS is compared to
that of recent approaches reported in the literature.

ΔX = A.Δ X + BU

(2)

Where A is 4 n X 4 n matrix and equals ∂f/ ∂X, while B
is 4 n X 4 nPSS matrix and equals ∂f/ ∂U. Both A and B
are evaluated at a certain operating point. ∆X is 4 n X 1
state vector, while U is 4n X 1 input vector.
A widely used conventional lead-lag PSS is considered
in this as is given as
U =K

T
T

T
T

Δ

i

(3)

where
TW

washout time constant;

Ui

PSS output signal at the ith machine;

∆Wi

ith machine speed deviation from the
synchronous speed.

The time constants TW, and T1 are usually prespecified.The stabilizer gain Ki and time constant T1i
remains to be optimized.
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disturbance must be in 0.01 KW and the disturbance
clearance time is set as 25 seconds.

The objective functions are to increase the system
damping to the electromechanical modes. For that two
eigenvalue-based objective functions are considered
which is given below:
J1= max{Real( i) :
J2= min{ ζi : ζi

i

The design of the power system and formulation is
done in MATLAB/SIMULINK and the functional block
of a power system network without a PSS is as on figure
3. From that, the low frequency oscillations can be
obtained on Area 1 and Area 2. Two sets of graphs are
obtained in each Area 1 and Area 2 which are speed
deviation VS time and power angle deviation VS time.
The Low Frequency Oscillation graphs are shown on
figure 4.

electromechanical modes} (4)

ζs electromechanical modes}

(5)

where Real ( i) and ζi are the real part and the damping
ratio of the ith electromechanical mode eigenvalue,
respectively. In the optimization process, it is aimed to
Minimize J1 in order to shift the poorly damped
eigenvalues to the left in s-plane. On the other hand, it
aims to Maximize J2 in order to increase the damping of
electromechanical modes. The problem constraints are
the optimized parameter bounds. Therefore, the design
problem can be formulated as the following
optimization problem
Optimize J

(6)

Subject to:
K

≤K ≤K

(7)

T

≤T ≤T

(8)

Fig. 2. Structure of Power System Stabilizer.
III. CREATION OF LOW FREQUENCY
OSCILLATIONS
The low frequency oscillations can be created in a
Three-machine nine-bus power system, in which no PSS
is installed. This can be carried out by using a set of
non-linear differential equations as shown in equation
(1). For that the direct axis reactance is given by
xda=0.8958 and direct axis salient reactance is given as
xd1a=0.1198. The quadrature axis reactance is given by
xqa=0.8645.

Fig. 3. Simulink of a Power System network without a
Power System Stabilizer.
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In order to create Low Frequency Oscillations in a
power system network without PSS, the real power and
reactive power must be known. Here the real power is
given as 1 KW and the reactive power as 0.9 KW. Also
to create Low Frequency Oscillations, the power
disturbance must be known. Also the disturbance
clearing time must be known. Here the power
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science context, a PSO system combines a social-only
model and a cognition-only model. The social-only
component suggests that individuals ignore their own
experience and adjust their behavior according to the
successful beliefs of individuals in the neighborhood.
On the other hand, the cognition-only component treats
individuals as isolated beings. A particle changes its
position using these models.

0.08
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0.06

Power angle Deviation, (rad)
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0
-0.02
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The advantages of PSO over other traditional
optimization techniques can be summarized as follows:
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a) PSO uses probabilistic transition rules and not
deterministic rules. Hence, PSO is a kind of stochastic
optimization algorithm that can search a complicated
and uncertain area. This makes PSO more flexible and
robust than conventional methods.
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b) PSO is a population-based search algorithm (i.e., PSO
has implicit parallelism). This property ensures PSO to
be less susceptible to getting trapped on local minima.
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c) Unlike GA and other heuristic algorithms, PSO has
the flexibility to control the balance between the global
and local exploration of the search space. This unique
feature of PSO overcomes the premature convergence
problem and enhances the search capability..
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B. PSO Algorithm
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The basic elements of PSO technique are briefly
stated and defined as follows.

0.018
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1) Particle X(t) : It is a candidate solution represented by
an m-dimensional real-valued vector, where m is the
number of optimized parameters. At time t, the jth
particle Xj(t) can be described as Xj (t) = [Xj,1(t),
Xj,2(t),…, Xj,m(t) ], where Xs are the optimized
parameters and Xj,k(t), is the position of the jth particle
with respect to the kth dimension (i.e., the value of the
kth optimized parameter in the jth candidate solution).

Power angle Deviation, (rad)
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2)Population pop(t) : It is a set of particles at time t.
i.e.,pop(t) = [X1(t), X2(t),….. Xn(t)]T.

25

Time (sec)

3)Swarm: It is an apparently disorganized population of
moving particles that tend to cluster together while each
particle seems to be moving in a random direction.

Fig. 4. Low Frequency Oscillation graphs for a power
system network without PSS.

4)Particle velocityV(t) : It is the velocity of the moving
particles represented by an m-dimensional real-valued
vector. At time t, the jth particle velocity Vj(t) can be
described as , Vj(t) = [Vj1(t), Vj2(t), …… Vjm(t),where
Vjk(t),is the velocity component of the jth particle with
respect to the kth dimension.

IV. PARTICLE SWARM OPTIMIZATION
A. Overview
Similar to evolutionary algorithms, the PSO
technique conducts searches using a population of
particles, corresponding to individuals. Each particle
represents a candidate solution to the problem at hand.
In a PSO system, particles change their positions by
flying around in a multidimensional search space until a
relatively unchanged position has been encountered, or
until computational limitations are exceeded. In social

5)Inertia weight w(t) : It is a control parameter that is
used to control the impact of the previous velocities on
the current velocity. Hence, it influences the tradeoff
between the global and local exploration abilities of the
particles. For initial stages of the search process, large
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inertia weight to enhance the global exploration is
recommended while, for last stages, the inertia weight is
reduced for better local exploration.

Step 7) (Global best updating): Search for the minimum
value J*min among J*j, where min is the index of the
particle with minimum objective function value, i.e.,
min € {j; j=1,2,…n}. If Jmin < J** then up-date global
best as X** = Xmin(t) and J** = Jmin and go to step 8;
else go to step 4.

6)Individual best X*(t) : As a particle moves through the
search space, it compares its fitness value at the current
position to the best fitness value it has ever attained at
any time up to the current time. The best position that is
associated with the best fitness encountered so far is
called the individual best X*(t).

Step 8) (Stopping criteria): If one of the stopping criteria
is satisfied, then stop, or else go to step 2.
C. PSO Implementation and simulation results.

7)Global best X**(t) : It is the best position among all of
the individual best positions achieved so far. Hence, the
global best can be determined such that J(X**(t) ) ≤
J(X*(t) ) , j = 1, 2,……n.

To investigate the potential of the proposed
approach the model and effectiveness are verified and
time domain nonlinear simulations on the Threemachine Nine-bus system using MAT LAB/
SIMULINK. From the Simulink results the low
frequency oscillations are damped by using a welldesigned power system stabilizer using the optimization
technique called PSO and the effectiveness can be
verified. The Simulink graphs are shown on figure 5.
The results consists of two sets of graphs each Area 1
and Area 2 which are the speed deviation VS time and
power angle deviation VS time.

8)Stopping criteria: These are the conditions under
which the search process will terminate. In this study,
the search will terminate if one of the following criteria
is satisfied:
a) The number of iterations since the last change of the
best solution is greater than a pre-specified number;
b)the number of iterations reaches the maximum
allowable number.

Also form the results a comparison study of the low
frequency oscillations without PSS, with a conventional
PSS (CPSS) and a well-designed PSO-PSS is carried
out.

The PSO technique can be described in the following
steps.
Step 1) (Initialization): Set the time counter t=0 and
generate random particles,{Xj(0),j=1,2,….,n}, where
Xj(0)=[Xj,1(0), Xj ,2(0)... Xj ,m(0)]. Xj ,k(0) is generated by
randomly selecting a value with uniform probability
over the kth optimized parameter search space [
X , X ].
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Step 2) (Time updating): Update time counter t = t+1.
Step 3) (Weight updating): Update the inertia weight
w(t)=αw(t-1).
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Step 4) (Velocity updating): Using the global best and
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individual best, the jth particle velocity in the kth
dimension is updated according to the following
equation:

4

6

8

10
12
Time (sec)

14

16

18

20

Area 1
Without PSS
With CPSS
With PSO-PSS

0.06
0.04

Power angle, (p.u)

(9)

Step 5) (Position updating): Based on the updated
velocities, each particle changes its position according
to the following equation:
xj,k(t) = vj,k(t)+xj,k(t-1)

2

0.08

vj,k(t) = w(t) vj,k(t-1)+c1r1(x*j,k (t-1)-xj,k (t-1))+c2r2
(x**j,k (t-1)-xj,k (t-1))

0

(10)
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Step 6) (Individual best updating): Each particle is
evaluated according to the updated position. If Jj < J*j,
j=1,2,…n, then update individual best as Xj* (t)= Xj (t)
and J*j = Jj and and go to step 7; else go to step 4.
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Abstract - This paper proposes a hybrid filter to minimize the power quality impact instead of using passive or active filter of the
matrix converters. Matrix converters inject significant harmonics and nonstandard frequency components into power systems. The
proposed filter eliminates the total line current harmonics efficiently. The smaller Total Harmonic distortion the harmonic pollution
in the power system will be reduced and the power quality will be increased. A hybrid filter constructed of a shunt active filter and
distributed passive filters used for power quality improvement. The proposed approach has been tested and validated on the matrix
converter using Matlab/Simulink. The comparison of Simulation results for passive and active filter separately used with matrix
converter with the result of matrix converter with hybrid filter is shown to demonstrate the advantages of the proposed scheme.
Keywords— Matrixconverter, Hybrid filter, Power quality, Current harmonics, Total Harmonic Distortion.

I.

such a structure, also the advantages of both of these
filters can be gained together,[2]. In this paper power
quality problems of matrix converter are introduced and
the necessity of using hybrid filters instead of active or
passive filters alone are discussed. A hybrid filter
constructed of passive filters and an active filter used for
power quality improvement in matrix converter is
presented and the parameters of the passive filters and
the active filter are discussed. A matrix converter with
hybrid filter is simulated with MATLAB software. The
simulation is done for the matrix converter without any
filters, with usage of passive filter, active filters and the
hybrid filter separately. The comparative study of
Hybrid filter, Active filter and Passive filter is done on
the basis of supply current waveforms and the harmonic
spectrum for each filter. The comparison of THD values
also proves that
the effective power quality
improvement of the matrix converter can be done by
using the hybrid filter.

INTRODUCTION

In the last years, there has been an increase of nonlinear loads as electronic devices in the electric power
distribution networks. The current harmonics consumed
by these loads flowing through the line impedances
cause distorted voltages, and the significant harmonics
are extended to the rest of the network [1]. The important
harmonic source is ac/dc converters/inverters. The
matrix converter is one of the harmonic source. Due to
the discontinuous input currents, the matrix converter
behaves as a source of current harmonics, which are
injected back into the AC mains. Since these current
harmonics results in voltage distortions that affect the
overall operation of the AC system, they have to be
reduced. Therefore, it is necessary to use effective
power quality improvement facilities for improving the
power quality of the matrix converter. Usage of passive
or active filters can be a successful procedure in
limitation or removal of harmonics. But because of
dynamic loads, using passive filters alone cannot
compensate the harmonics greatly also it might cause
resonances in the system so they cannot be effective
regardless of their low costs. Using active filters alone
with the ability for removing system current harmonics
of dynamic loads can increase the costs of the project
for high rating of active filters. Therefore, usage of
hybrid filters would be the best solution for power
quality improvement because the problems of using
passive or active filters alone will not be any problem in

II. MATRIX CONVERTER
In recent years the three-phase to three-phase
matrix converter has received considerable attention as
an alternative to hard and soft switching dc link
converters. Industrial interest for this type of frequency
changers is growing because matrix converters are
single stage power circuit, require minimal passive
components and they exhibit high power density. Matrix
converters were first introduced in 1980 by Ventorini
(1980). In recent years, great interest has been shown in
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these converters for direct conversions of ac/dc (Holmes
and Lipo, 1992), dc/ac (Holmes, 1990) and especially
ac/ac (Ventorini, 1980; Neft and Schauder, 1983)
because, as an example, ac/ac converters can produce a
sine signal from a sine signal without needing a dc link
(Sangshin and Hamid, 2005). Matrix converters come
both as two-phase converters in two-leg and three leg
constructs and as three-phase converters. The two phase
type has applications in feeding loads such as
symmetrical two- phase induction motors, and the three
phase type in drive systems of induction motors and
synchronous motors,[3,4]. In this paper the matrix
converter with 3Ø to 3Ø configuration is used. Matrix
converter has several advantages over traditional
rectifier-inverter type power frequency converters. It
provides sinusoidal input and output waveforms. It has
inherent bi-directional energy flow capability and the
input power factor can be fully controlled. Last but not
least, it has minimal energy storage requirements, which
allows to get rid of bulky and lifetime- limited energystoring capacitors. In spite of the advantages ,the matrix
converter has also some disadvantages. It has a
maximum input output voltage transfer ratio limited to
87 % for sinusoidal input and output waveforms. It
requires more semiconductor devices than a
conventional AC-AC indirect power frequency
converter, since no monolithic bi-directional switches
exist and consequently discrete unidirectional devices,
variously arranged, have to be used for each bidirectional switch. It is Sensitive to the disturbances of
the input voltage system. But it will particularly produce
higher order harmonics[Yacamini.ect1978].

Figure 1: General Architecture of Matrix Converter
III. FILTER STRUCTURE PASSIVE FILTER
Passive filters as classic methods for power quality
improvement in ac of ac system consist of series LC
tuned for removing a specific or harmonic or blocking a
bandwidth of severe harmonics of nonlinear linear loads
current. These filters have low impedances for the tuned
tuned frequencies such as 5th and 7th and for these
frequencies, the lower impedance of the filter in
comparison with system, the better better filtering
characteristics of passive filter. Low cost is a great
benefit of these filters but because of their LC constant
parameter, they cannot be efficient power quality
improvement facilities for dynamic nonlinear loads.
Another problem of installation of passive filters is
probable resonances between the impedance of passive
filter and the system resulting in increasing the
harmonics and lower power quality of the ac system[5].
ACTIVE FILTER

The matrix converter consists of 9 bi-directional
switches that allow any output phase to be connected to
any input phase. The general architecture of the matrix
converter is shown in Figure 1.Nine bi-directional
switches in the matrix converter can theoretically
assume 512 (29) different switching states
combinations. But not all of them can be usefully
employed. Regardless to the control method used, the
choice of the matrix converter switching states
combinations (from now on simply matrix converter
configurations) to be used must comply with two basic
rules. Taking into account that the converter is supplied
by a voltage source and usually feeds an inductive load,
the input phases should never be short-circuited and the
output currents should not be interrupted. From a
practical point of view these rules imply that one and
only one bi-directional switch per output phase must be
switched on at any instant. By this constraint, in a three
to three phase matrix converter only 27switching
combinations are permitted,[2].

The most popular type of active filters is the shunt
active filter. Shunt active filters can be single-phase or
three-phase, voltage source or current source. When the
filter is used to compensate the current harmonics
produced by the matrix converter, an active filter
compensates the harmonic current of a matrix converter.
Shunt active filters are used to compensate current
harmonics of nonlinear loads to perform reactive power
compensation and to balance imbalance currents. The
matrix converter is considered as one type of load i.e.
Current-Source Type of Harmonic Sources. Power
electronics converters are a common and typical source
of harmonic currents. The distortion of the current
waveform, i.e., the generation of harmonics, results
from the switching operation. Because of the harmonic
current contents and characteristic are less dependent
upon the AC side, this type of harmonic source behaves
like a current source. Therefore, they are called currentsource type of harmonic source (or harmonic current
source) and represented as a current source. A shunt
active filter is to be placed in parallel with a load (matrix
converter) to detect the harmonic current of the load and
to inject a harmonic current with the same amplitude of
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that of the load into the AC system. A shunt active filter
senses the load current and injects a current into the
system to compensate current harmonics or reactive
load. In this paper a shunt filter was used to compensate
the current harmonics of matrix converter, here the
shunt active filter acts as a current source. The sum of
its current and load current is the total current that flows
through the source. Therefore, controlling the output
current of the active filter can control the source current.
High ratings of theses filters lead to an increase in the
costs.

IV. THE PROPOSED COMPENSATION
SCHEME FOR MATRIX CONVERTER
The objective of this work is to design a shunt
hybrid passive-active filter to eliminate the load
harmonics. The passive filter is connected in parallel
with the load. It includes some LC branches that offer
null impedance to the main current harmonics. The APF
is connected in series with the passive filter. The scheme
of the compensated system is presented in figure 3
given below. Figure 3 shows a three phase diagram of
proposed shunt hybrid filter. Two passive branches are
connected in series with an active filter with the help of
three phase transformer.

HYBRID FILTER
Hybrid filters constructed of active and passive filters
with different structures are used for removing the
disadvantages of passive filters such as probability of
resonances and non dynamic responses and also high
costs of active filters, while using both the advantages of
both of them with lower costs. Different structures of
hybrid filters can be utilized in power systems such as
shunt passive filter and series active power filter with
nonlinear loads, shunt active and passive filter with
nonlinear load, series active and passive filter parallel
with nonlinear load, etc. shown in Figure.

Figure 3: Three phase system compensated with hybrid
filter
If the active filter is not connected , the
compensation current Ic mitigates the main harmonics
of load current Il and it is possible that a series
resonance between the source impedance and the LC
branches will appear. So the source current Is will
include certain harmonics and the distortion is not
completely reduced. If the active filter is included an
appropriate control allows to modify the impedance of
shunt compensator at the resonance frequencies, and the
problem can be avoided.
V. HYBRID FILTER DESIGN
The hybrid filter design depends on the load to be
compensated. It must contain some passive LC branches
one for each important load current harmonic to be
removed from the source current. In the case of many
typical loads, it is usually enough to employ one, two or
three branches for the main harmonics. By three-phase
systems it is possible to reduce or eliminate the 3rd
harmonic order and its multiples by suitable connections
of the transformers supplying the power to the load.
Therefore it is usual to include LC branches tuned for the
5th and 7th harmonic order.
The values of Ln and Cn parameter of a branch tuned
for an “n” order harmonic must satisfy the equation.
Figure 2: Different structures of hybrid filters in power
system

ωn = 2πfn = 1/ √Ln Cn
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where f corresponds to the fundamental frequency, that
was taken as 50 Hz in this work. The active filter
connected in series with the passive branches can be seen
as a controlled voltage source. Different strategies are
possible to control this compensation voltage. In singlephase or balanced three-phase system, a voltage vc
proportional to source harmonic current ISH permits to
modify the impedance of the shunt compensator, and the
passive filter performance is improved. Figure 2a shows
the equivalent single-phase circuit for the compensated
system. The non-linear load is modeled by a current
source. For a determined harmonic of order H, the
equivalent circuit is shown in figure

LC branches is carried out by means of a transformer.
This allows to have low voltage values at the dc side of
the inverter.

From the circuit 2b, it is possible to obtain the source
harmonic current, equation 2.

Figure ‘a’ shows the waveform of supply current
before compensation. It consist of fundamental current
as well as the harmonic current due to the non-linear
load. Figure ‘b’ shows the spectrum analysis of supply
current before compensation. The Total harmonic
Distortion of the supply current is 67.07%.

VI. SIMULATION RESULTS
In this work three phase matrix converter has been
compensated to check the hybrid filter performance. The
source voltage is 440Vrms, 50Hz. The system has been
simulated with passive filter, active filter and the hybrid
filter separately and the simulation
results are
compared.
i) Result For Matrix Converter

ISH = ZF / ( ZF + ZS +K) ILH + 1/ ( ZF + ZS +K) VSH
where, Zf – impedance of filter and Zs – source
impedance
Ideally, the source harmonic currents will be null if K=
∞. If K>> (Zs + Zf) this strategy allows to reduce series
resonance between the source and the filter. It avoids that
the passive filter receives the harmonic current of the rest
of the system. In the practical case simulated in this work
a value K = 2 is used.
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Figure a) Supply current waveform- Before
Compensation
Peak Magnitude Spectrum called by Simulink
20

18

M
a
g
n
itu
d
eb
a
se
do
n"B
a
seP
e
a
k"-P
a
ra
m
e
te
r

16

a)

14

12

10

8

6

4

2

0

0

1

3

5

7
9
11
Order of Harmonic

13

15

17

19

Figure b) Spectrum analysis of supply current- Before
Compensation
ii)Result For Matrix Converter with Passive Filter
Figure ‘c’ shows the waveform of supply current after
compensation. It consist of fundamental current and
some amount of harmonics. The harmonic current
present in the supply current is reduced by using the
Passive Filter. Figure ‘d’ shows the spectrum analysis
of supply current after compensation. The Total
Harmonic Distortion of the supply current is reduced to
57.29% from 67.07%.

b)
Figure 4: a)Equivalent circuit of the compensated
system
b)Equivalent circuit for harmonic of order H
The output voltage of active power converter
includes no desired high frequency harmonics caused by
the switching devices operation. It is necessary to carry
out a passive filtering. The series connection with the
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Peak Magnitude Spectrum called by Simulink
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Figure c) Supply current waveform- after compensation
using Passive Filter
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Figure f) Spectrum analysis of supply current- after
Compensation using Active Filter
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iv)Result For Matrix Converter with Hybrid Filter
Figure ‘g’ shows the waveform of supply current after
compensation. The waveform is more sinusoidal when
compared to other two techniques. Figure ‘h’ shows the
spectrum analysis of supply current after compensation.
The Total Harmonic Distortion of the supply current is
reduced to 0.5489% from 34.7%.

Magnitudebasedon"BasePeak" - Param
eter

16

14

12

10

8

6

4

300

2

0

0

1

3

5

7
9
11
Order of Harmonic

13

15

17

200

19

100
Is

Figure d) Spectrum analysis of supply current- after
Compensation using Passive Filter
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Figure ‘e’ shows the waveform of supply current after
compensation. The harmonic current present in the
supply current is eliminated by using the Shunt Active
Power Filter. The distortion present in the supply current
is reduced when compared to Passive Filter
compensation. Figure ‘f’ shows the spectrum analysis of
supply current after compensation. The Total Harmonic
Distortion of the supply current is reduced to 34.7%
from 57.29%.
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Compensation using Hybrid Filter

-20

-40

VII. COMPARISON OF RESULTS
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Table 1 shows the % of THD of Passive filter,
Shunt Active filter and the Hybrid filter. When
compared to all methods the % of THD can be reduced
to0.5489% by the combination of the two methods.

Figure e) Supply current waveform- after compensation
using Active Filter

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

140

Comparative Study of Hybrid, Active and Passive Filter for Power Quality Improvement In Matrix Converter

3.

Table 1.Comparision of %THD
SYSTEM

% of THD

Before Compensation

67.07

Passive Filter

57.29

Shunt Active Filter

34.70

Hybrid Filter

0.5489

Table 2. Simulation Parameters
Parameters
Source
Load

Filter

Vsabc

440Vrms

Frequency

F

50Hz

3phase line
inductance

LLabc

1mH

3phase load
resistance

RL

2 ohm

Inductance

Lcabc

4.05mH

Capacitance

Ccabc

100µF

VIII. CONCLUSION
In this paper a hybrid filter was used for power
quality improvement in the matrix converter. The hybrid
filter is constructed of a passive filter and a shunt active
filter in series with it. This hybrid filter is connected in
parallel with non linear load. The harmonic contents of
the source current due to the nonlinear load is removed
by the use of passive filter, active filter and the hybrid
filter. Studying and comparing the waveforms of the
source current and %THD values before compensation
and after compensation with only passive filter, with
only shunt active filter and with the hybrid filter it is
found that the hybrid filter is better solution for the
harmonic reduction in the matrix converter.
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Abstract - The performance of a photovoltaic (PV) array is affected by array configuration, insolation, and temperature. It is
important to understand the relation between these effects andthe output power of PV array. This paper presents a Matlab-Simulink
based PV module model that includes a controlled current source and an S-Function Builder. The modeling scheme in S-Function
Builder is deduced by some predigested function. The model is practically validated using different array configuration (PV module
in series and in parallel) with nonuniform insolation. The simulation results show the I-V and P-V characteristics under nonuniform
insolation conditions. It indicates that output power of PV array get more complex with multiple peaks. The presented model will
help to validate new MPPT strategies, and will help to design the most optimum configuration PV array with the maximum power.
Keywords- Matlab-Simulink; nonuniform insolation; photovoltaic array.

I.

combine a simulation PV array.

INTRODUCTION

With a spurt in the use of renewable energy sources,
photovoltaic (PV) power generation is being employed
in some applications. Conventionally, PV power
generation is consisted of solar photovoltaic arrays and
electric converter. PV array is formed by series/parallel
combination of PV solar modules. There is some
operating conditions result in nonuniform insolation of
PV array, such as shadow, clouds, dirt, debris, bird
droppings, string-to-string imbalance,
different
orientations, tilts, panel aging, and so on. If several cells
in a series PV module are mismatched, these cells will
limit the output current of normal cells. This may lead to
decrease the output power, even present hot-spot cause
damage to the cells. To circumvent the destructive
effects of hot-spot, bypass diode is connected in parallel
with a module or a part of module. A bypass diode
creates a path around the mismatched cells; the output
power of mismatched cells is cut off when bypass diode
works. The output characteristics will more complicated
if PV array is mismatched, so for maximal PV
installation output power it is very important to reveal
PV characteristics under mismatched condition.

II. PHOTOVOLTAIC MODELING

Models for a PV cell or a PV module based on the
Shockley diode equation in Matlab is presented [1-2].
The simulation results show excellent correspondence to
manufacturer’s published curves, and the P-V curves
show that it is only single peak point. If several PV
modules in a PV array are mismatched the
characteristics of PV array will more complicated, and
the P-V curves show multiple peaks point [3-5].

Id : current of parallel diode.

A. Mathematical Equation of Solar Cell
A solar cell can be represented by an equivalent
circuit shown in Fig. 1 based on the electronics
theory [6].

Figure 1.Equivalent circuit of a single solar cell.
The symbols in Figure 1 are defined as follows:
Iph : photocurrent.
Ish: shunt current.
Ic: output current.
V: output voltage.
D: parallel diode.
Rsh: parallel resistance.

This paper present s Matlab-Simulink based PV
module model, which can be series-paralleled to

Rs: series resistance.
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The I-V equation of Fig.1 is showed as (1).

insolation. As temperature increases, the output voltage
of PV module decreases following the
p-n
junction voltage temperature dependency. Therefore,
open circuit voltage of PV module has a characteristic of
negative temperature coefficient. It is known higher
temperature larger photocurrent results. Hence, output
current of PV module has a characteristic of positive
temperature coefficient. It is clear that the output voltage
and current of PV module will change with the change
of insolation. Hence, the effect of changes of
temperature an insolation should be included in the PV
module simulation model. Considering the changes of
temperature and insolation, it is given as follows [8],

The symbols in (1) are defined as follows:
Io: reverse saturation current of diode.
q: electron charge (1.602×10-19 C).
A: curve fitting factor.
K: Boltzmann constant (1.38 × 10 -23 J/K).
Model of A PV module
A simple model from [7] is used in this paper. The term
(V+RSI)/Rsh can be ignored, because it is far less than
Ish. And considering Iph as Isc(short circuit current of PV
module). Equation (1) is rewritten as follow.

The symbols in (2) are defined as follows:
I: output current of PV module.
C1 C2: undetermined coefficients.

The symbols in (7)(8)(9) are defined as follows:

Voc: open circuit voltage of PV module.

T,Tref: temperature of solar panel and reference
temperature.

Undetermined coefficients C1 and C2 in (2) should be
determined. Under the maximum output power
condition (2) can be rewritten as,

S,Sref: solar insolation and reference solar insolation.
α ,β: temperature coefficients of current and voltage.
α and β equal 0.0012 and 0.005 in [8], Considering the
parameter in PV module datasheet, α and β could be
redefined as temperature coefficient of Isc and
temperature coefficient of Voc respectively.

where Vm and Im m is the maximum power point voltage
and current respectively. It is known that exp(Vm / C2
Voc) is far large than 1, so C1 can be deduced from (3),

TABLE 1: ELECTRICAL CHARACTERISTICS OF
BP 4175B

It is known I=0 and V= Voc under the open circuit
condition, hence (2) can be rewritten as follows,

C2 can be obtained from (4) and (5) as follows,
The PV module of BP 4175B was implemented in
Matlab- Simulink using the equations had been
presented previous section. The block diagram of the PV
module BP 4175B model is shown in Fig. 2. A SFunction Builder is used to built a PV module with the

Equation (2),(4),(5) are used to simulate the model of
any PV module for a certain operating temperature and
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parameter of BP 4175B , and it is called BP175 PV
module model. There are three inputs and one output
ports in this model, where S1 is insolation, T is
temperature of PV module, V is output voltage of PV
module, Iout is output current of PV module. Iout is
connected to a controlled current source to simulate
output current of PV module. A resistance (R1)
connected in series with the positive output of the
controlled current source, and a resistance (R2) is
connected in parallel with both of them. A bypass diode
is also included. The diagram in Fig.2 can be created as
a subsystem that is a basic PV module model in this
paper.

I–V curves of presented model at the same
insolation (1000W/m2) but at different temperature
levels are shown in Fig. 4. The temperature is 75°C,
50°C, 25°C, and 0°C, respectively. The I-V curves in BP
4175B datasheet and I-V curves in Fig.3, Fig.4 are
identical.

Figure 4. Simulation I-V curve with various temperature.
B. Illustration 2
Given three PV modules connected in series to
obtain the I–V and P–V characteristics of the various
insolation. The simulation diagram is shown in Fig.5.

Figure 2. The block diagram of the PV module BP
4175B model
III. SIMULATION USING THE PRESHENTED
MODEL
This section describes the procedure and results
using the present model. It is important to understand
how the model working under different condition.
A. Illustration 1
Given a single PV module to obtain the I–V
characteristics of the various temperature and insolation.
I–V curves of presented model at the same temperature
(25°C) but at different insolation levels are shown in
Fig. 3. The insolation is 1000W/m2, 800W/m2,
600W/m2, 400W/m2, and 200W/m2,respectively.

Figure 5. The diagram of three PV modules connected
in series.
Three PV modules model is employed in Fig.5, the
PV modules are named PVM1, PVM2, and PVM3
respectively. resistance Rload as load, temperature is
25°C.Fig.6 shows the I–V and
P–V characteristics
under the different insolation as follows: S1=1000W/
m2, S2=800W/ m2,S3=600W/ m2. The insolations in
Fig.7 are S1=1000W/ m2, S2=300W/ m2 and S3=100W/
m2 respectively.

Figure 3. Simulation I-V curve with various insolation.
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Figure 6. Simulation I-V and P-V curve under different
insolation

Figure 9. Simulation I-V and P-V curve of PV array.
Fig.10 shows the P–V characteristics under three
conditions. The insolation of condition 1 is: S11= S12=
S13=200W/m2, insolation of others is 1000W/m2. The
insolation of condition 2 is: S11= S12= S21=200W/m2,
insolation of others is 1000W/m2. The insolation of
condition 3 is: S11= S21= S31=200W/m2, insolation of
others is 1000W/m2.

Figure 7. Simulation I-V and P-V curve under different
insolation.
Fig.6 and Fig.7 show that P-V curves have multiple
peaks, and the maximal peak is not at same point under
different insolation arrangement.
C. Illustration 3
Figure 10. Simulation I-V curve with various conditions.

Given a PV array consisting of 9 PV modules
arranged into three parallels, each having 3 modules
connected in series. The simulation diagram is shown in
Fig.8.

The numbers of insolation with 200W/m2 and
insolation with 1000W/m2 are identical. But Fig.10
shows different P–V characteristics. There is single peak
under condition 1, and two peaks under condition 2, and
three peaks under condition 3. The maximal power is
obtained under condition 1. It indicates that the more
non uniform insolation on a same series the more output
power is obtained under a certain mismatch condition.
CONCLUSION
A Matlab-Simulink based PV module model is
present in this paper. The model includes a controlled
current source and an S-Function Builder. Using the
present model a PV array simulation model in MatlabSimulink is obtained to investigate the characteristics of
a PV array.

Figure 8. The diagram of 3X3 PV array.
Fig.9 shows the I–V and P–V characteristics under
different insolation as follows: S11=1000W/m2,
S12=300W/m2,
S13=100W/m2,
S21=600W/m2,
S22=400W/m2,
S23=200W/m2,
S31=1300W/m2,
S32=1100W/m2, S33=900W/m2.
The P-V curve in
Fig.9 is more complex, there are 5 peaks in evidence.

The simulation results indicate that:
•

There are multiple peaks at the P—V curve
under non-uniform insolation conditions.
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•
•

The numbers of power peaks increases with
non-uniform insolation levels on the PV
modules.
The more non-uniform insolation on a same
series the more output power is obtained under
a certain mismatch condition.
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Abstract - Flexible alternating current transmission systems(FACTS) used in the disturbed power systems. The Unified Power
Flow Controller(UPFC) is a FACTS device, which enables independent control of active and reactive power besides improving
reliability and quality of the supply. This paper describes the basic principle of operation of FACTS devices such as
SSSC(Static Synchronous Series Compensator),STATCOM(Static Synchronous Compensator),UPFC(Unified Power Flow
Controller),IPFC(Interline Power Flow Controller) and the comparison of conventional UPFC and the UPFC with extended DC
link.
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I.

INTRODUCTION

The main objective of the power system operation
is to match supply/demand, provide compensation for
transmission loss, voltage and frequency regulation,
reliability provision etc. FACTS devices are the key to
produce
electrical
energy
economically
and
environmental friendly in future. Unified power flow
Controller (UPFC) is the most versatile converters
among the Flexible AC Transmission System (FACTS)
devices. It comprises of two voltage source converters
(VSC), one is connected with parallel with transmission
line to insert a reactive power in the transmission line
and other is connected with series with the
transmission line to insert active power in the
transmission line. As the exchange of active and reactive
power is taking place in between the shunt and series
part, the location of series and shunt part is of most
important.

3.

Combined series-series controllers.

4.

Combined series-shunt controllers.

Series controllers inject voltage in series with the
line. As long as the voltage is in phase quadrature with
the line current, the series controller only supplies or
consumes variable reactive power. Any other phase
relationship will involve handling of real power as well.

Static Synchronous Series Compensator (SSSC) is one
such series controller.
SHUNT CONTROLLERS:

FACTS CONTROLLERS

All shunt controllers inject current into the system at
the point of connection. As long as the injected current is
in phase quadrature with the line voltage, the shunt
controller only supplies or consumes variable reactive
power. Any other phase relationship will involve
handling of real power as well.

FACTS controllers are used for the dynamic
control of voltage, impedance and phase angle of
high voltage AC transmission lines. FACTS
controllers can be divided into four categories:
1.

Shunt controllers.

SERIES CONTROLLERS:

To improve the power system stability efficiency,
by lengthening the DC connector between the series and
shunt part we can install the UPFC in our required
location.
II.

2.

Series controllers.
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III. CONVENTIONAL UPFC
UPFC is a multifunctional FACTS controller based
on the back-to-back voltage sourced converter
arrangement. One converter of the back-to-back
arrangement is in series and the other is in shunt with
the transmission line.
OPERATING PRINCIPLE:
The UPFC is a generalized synchronous voltage
source, represented at the fundamental frequency by
voltage phasor Vpq (0≤Vpq≤Vpqmax) and angle ρ
(0≤ρ≤2П), in series with the transmission line as
illustrated for the usual elementary two machine system.

Static Synchronous Compensator (STATCOM) is one
such controller.
COMBINED SERIES-SERIES
CONTROLLERS:

UPFC is an ideal ac-to-ac power converter in
which the real power can freely flow in either direction
between the ac terminals of the two converters, and
each converter can independently generate (or absorb)
reactive power at its own ac output terminal.

This could be a series combination of separate series
controllers, which are controlled in a coordinated
manner, in a multilane transmission system. Or it could
be a unified controller, in which series controllers
provide independent series reactive compensation for
each line but also transfer real power among the lines
via the power link.

Converter 2 provides the main function of the UPFC
by injecting a voltage Vpq
with
controllable
magnitude Vpq and phase angle ρ in series with the
line via an insertion transformer. This injected voltage
acts essentially as a synchronous ac voltage source.
The transmission line current flows through this
voltage source resulting in reactive and real power
exchange between it and the ac system. The reactive
power exchanged at the ac terminal is generated
internally by the converter. The real power
exchanged at the ac terminal is converted into dc
power which appears at the dc link as a positive or
negative real power demand.

Interline Power Flow Controller comes in this category.
COMBINED SERIES-SHUNT
CONTROLLERS:
This could be a combination of separate shunt and
series controllers, which are controlled in a coordinated
manner, or a unified power flow controller with series
and shunt elements. In principle, combined shunt
and series controllers inject current into the system with
shunt part of the controller voltage in series in the line
with the series part of the controller. However, when the
shunt and series controllers are unified, there can be a
real power exchange between the series and shunt
controllers via the power link.

.

Interline Power Flow Controller comes in this category.
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here the a DC line is extended to the distribution side
wit only a single line. The two condensers are used to
balanced instantaneous difference in the fundamental
power. The shunt part and Series part of UPFC can
be separated to desired location. Vi
and Vj
represents the two terminal voltages on two bus bar,
this UPFC is installed in between the two section of
bus bar (i & j)

The basic function of converter 1 is to supply or
absorb the real power demanded by converter 2 at the
common dc link to support the real power exchange
resulting from the series voltage injection. This dc link
power demand of converter2 is converted back to ac by
converter 1 and coupled to the transmission line bus via
a shunt connected transformer. In addition to the real
power need of converter 2, converter 1can also
generate or absorb controllable reactive e power, if it is
desired, and thereby provide independent shunt
reactive compensation for the line. It is important to
note that whereas there is a closed direct path for the
real power negotiated by the action of reactive power
exchanged is supplied or absorbed locally by
converter 2 and therefore does not have to be
transmitted by the line. Thus, converter1 can be
operated at a unity power factor or be controlled to have
a reactive power exchange with the line independent
of the reactive power exchanged by converter 2.
Obviously, there can be no reactive power flow
through the UPFC dc link.

V. SIMULATED CIRCUITS AND RESULTS
The UPFC is assumed to be installed in the Single
phase power system with voltage source at sending end
and single phase load at receiving end. The basic idea of
this project is to attempt to transmit power or exchange
power between the series and parallel part of UPFC
through extended line.

IV. UPFC WITH EXTENDED DC LINK
To improve the power system stability
efficiency, the shunt part of Unified Power Flow
Controller (UPFC) should be located in the place from
where it can decrease the effect of voltage changes
and the series part should be located in the place where
its parameter changes the effect of the variation of
active and reactive power the most. For the above
reasons, normally in a power system network, shunt
and series devices should be located at different places.
However, because of the power exchange, the shunt
and series parts of the UPFC have to be at the same
location. The paper presents a new method of power
transmission through existing power line but at
different frequency, which gives freedom to separate
the series and shunt part of the Unified Power Flow
Controller (UPFC).The single phase power system is
with UPFC is constructed in MATLAB simulation and
the comparison have been made.

The above simulation circuit represents the simulation
circuit of the conventional UPFC.

The above simulation results represent the active
and reactive powers of the sending end receiving end of
conventional UPFC.

.
The above figure shows that the single line
diagram of extended UPFC with line impedance L ,
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convenient for installation and maintenance.

The above simulation circuit represents the simulation
circuit of the UPFC with extended DC link.
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Abstract - In this study, a CanSat with capability of returning back to target is designed amd implemented. The CanSat is controlled
by a state-of-the-art MBED 32-bit microcontroller. A Zigbee Based Smart Sensing Platform for Monitoring Environmental
Parameters has been designed and developed. The smart weather station consists cortext-M3 based measuring units which collect
the value of the temperature, relative humidity, pressure and sunlight. These units send their data wireless to a central station,
which collects the data, stores and displays them into a database. The facility of adding a few more sensors and a few more stations
has been provided. The main components are the pressure, ultrasonic, gps sensors and the 2.4 GHZ transmitter. The mission is
planned for two stages which are flight back to the target by a paraglider and rovering on the ground on wheels. The process will be
monitored on the ground sation via the GoogleEarth software. The electronics&hardware design and the control algorithm is
discussed in depth in this paper.
Keywords: Sub-Orbital Flight, CubeSat, Navigation, Zigbee, Smart Sensing, Environmental monitoring.

I.

without endanger an observer. this research motivates
to develop a weather
station
that
has
the
following characteristics:

INTRODUCTION

CANSAT's have gained wide popularity in
Aerospace Education [1,2]. Due to their low-cost.
Human beings are meteor-sensitive. We feel good,
when the sun shines and get melancholic if the sky is
grey. The emotion is connected to weather conditions,
experiences memories and is one of the most discussed
aspects of our live. The Greeks were the first
meteorologists (7th century B.C.). Thales of Miletus
associated weather with movement of the stars and
planets [1]. Since then humans always tried to forecast
the weather, to plan sowing and harvesting of plants, to
decide how to dress and to plan their outdoor activities.
In the past these forecasts were made by high
educated man with a big knowledge and experience later
instruments were designed to measure the actual
situation, beginning with the first thermometer
invented by Galileo in 1593[1].

•

Usage of low cost equipment

•

Flexible data-handling to use the data for different
purpose

•

Sensors should be as accurate as possible

•

Wireless connection to get the data from different
sensors and to make the set up as easy as possible

•

A possible number of at least 6 different stations
per central station to make a comparison possible

The present paper describes the development of a
wireless weather station measuring temperature,
humidity, pressure and ligintensity
II.

Since the 1940’s forecasts for the weather are
computer calculated models, using the previous data
of weather stations on the ground collected manually
by persons operating this stations, satellite pictures
and offshore data collected by measurement
buoy.
The weather observing is getting more and more
automatic, because the manual collection data are not
continuously and the variation caused by wrong reading
can change the whole forecast in addition the use of
a wireless stand alone station can reduce the cost of
maintaining the weather station, reduce the risk of
losing data and can be placed at critical locations,

THE IMPORTANCE OF ENVIRONMENTAL
PARAMETERS

Modern weather forecasts are a result of a computer
calculated model, which uses a mesh of weather
stations, weather balloons and satellites around the
world. Based on the actual conditions and long time
datasets it is possible to make a relative correct
outlook for the next few days. The data of the sensors
have to be exact with the lowest accuracy possible to get
an exact forecast [4]. Additional to the accuracy the
number of stations has to be very high so that the mesh
cells are very small. Modern forecast systems use a
resolution of one station per 32km [5]. A lower
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resolution is difficult to produce, because the costs per
weather station are very high. But to improve the
simulations a smaller grid size would be necessary [6].
The weather data is also necessary of other
purposes. For example in agriculture it is necessary to
know the past and actual conditions on the fields to
plan the use of fertilizer, aerial spraying, watering
or harvest or in zoology, the population of insects and
bigger animals is directly corresponding to the former
weather condition which makes these data necessary for
research and fight against upcoming pests [7].
III. MEASUREMENT
PARAMETERS

OF

readings are scaled to 0°C
1. Gravity correction – the force of gravity varies over
the earth’s surface because the earth is not a perfect
sphere (the equatorial diameter is 43km greater than its
polar diameter).
2. Instrumental error correction – like all sensors, even
barometers have an internal error, which has to be
corrected by comparing the value with the exact value
given by a reference.
3. Altitude correction –all barometer readings are reduced
to sea-level for the purpose of comparison

ENVIRONMENTAL

In New Zealand the error caused by the gravitydifferences is minimal so that if the measurement is
correct only a temperature and an altitude
correction are necessary.

There are several important values to be measured.
The most important weather element is the temperature.
It is an element to which human life, and also plant and
animal life is sensitive. The temperature is measured by
different types of thermometers classified in four
groups:

The most variable gas in the atmosphere is the
water vapour, measured by the humidity. For zero up to
4% of the volume is water. It’s extremely important to
man’s existence on the earth and constitutes one of the
primary elements of weather. It not only contributes to
the heating and cooling of the earth’s surface but is
directly related to the distribution and extent of
precipitation over the earth .

x Liquid in glass thermometers
x Deformation thermometers
x Liquid in metal thermometers

There are different ways to make the amount of
water in the air comparable. The first is to measure the
absolute Humidity that means the actual mass of water
vapour in a given volume of air, for example 3 grams of
water in a cubic meter of air. The second and most
common way is the Relative Humidity. It is the
percentage of water vapour present in the air
comparison with saturation conditions. Relative
humidity UR (in per cent) of moist air is defined:

x Electrical thermometers
For an automatic weather station only the electrical
thermometers can be used because all of the other
thermometers need personal to read the temperature
from the scale.
The second value to be measured is the pressure. The
pressure is measured in kPa and is a value of the weight
of the air above the sensor. As a result of the air’s
constant and complex movements and the changes in its
temperature and its water vapour content, the weight of
the air above a fixed point is continually changing.
Therefore the pressure is never constant for long and
is an important feature of the weather by reason of the
relations to other weather changes. The instrument to get
the air pressure is a Barometer.

Where r is the actual amount of water vapour in the
air and rw the maximum capacity of vapour the air can
hold, before it starts to condensate. This factor depends
on the temperature. If the relative humidity reaches
100% the air is saturated with water and some of the
water vapour becomes liquid, this is also called the Dew
Point. Almost all weather aspects can be traced back to
the amount of solar radiation that reaches the surface of
the earth. Therefore the sunlight should be
measured as well. The light intensity changes with the
seasons. In the summer is the time with the highest
amount because the sun has its greatest noon
elevation.

Barometers can be divided in 3 groups:
x Mercury Barometers
x Aneroid Barometers
x Digital Barometers
For an automatic weather station again only the
digital instrument can be used. Because the pressure is
addicted to different environmental conditions four
corrections are necessary to make a barometer reading
comparable with other readings of other places [8].

The sunlight can be measured in different ways. One
way is to measure the energy brought by the sun to a
specific area on the earth-surface, on all wavelength (in
W/m2) and the other way is to get the
intensity of
illumination
for
a
specific wavelength (in lux).
In this paper the light according to the visual perception
(the illumination) is measured.

Temperature correction – as a convention all pressure
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and a linear
l
output with 6.45mV//°C and an offfset of
509mV (Figure )[11].

IV. DEVELO
OPED SYSTE
EM

The deveeloped system is based on a cortex-M3,
communicatinng with a centtral station (Figure 2). The
cortex-M3 is connected to
o different seensors, which
g voltage signnals. These signals are
giving analog
measured and
d “translated” into the responding value.
All of these vaalues are send trough the XB
Bee Module to
a base station
n, which storees the data in
nto an Access
Database. Thee Values can thhen be displayed in the GUI
running on a computer.

F
Figure
4: DS6600 Output characteristic
4.2. Humidity Measurement
M
Thee Humidity is m
measured withh and integrateed
circuit, the HIH-40110 produced by Honeyweell
Internatiional Inc. Likee the temperatture sensor, thhe
Humiditty sensor gives an analog output,
o
which is
measureed by the 12B
Bit ADC of the
t
C8051F0220
(Figure ).
)

4.1. Temperatture Measurement
The temp
perature, as thhe most impoortant weather
info can be meeasured in diffferent ways. Th
here electrical
sensors with different
d
type of measuremeent, such as
change of resistance or thermo
t
elemen
nts. There are
w
give diffferent output
also integrateed circuits, which
signals, such as
a serial data orr analog valuess.

Figure 6: Humidity measuring circuit

Figure 3: Circcuit of temperrature sensor DS600
D
The temperature in this project is meaasured with an
D
temperrature sensor
integrated cirrcuit, the DS600
produced by MAXIM - Dallas
D
Semiconnductor The
Sensor gives an analog output depennding on the
measured tempperature. This voltage has too be measured
by the microccontroller usingg a 12bit Anaalog-to-Digital
converter (AD
DC). The IC has
h an accuraccy of ±0.5°C

gure 7: Daily H
Humidity chan
nge captured with
w
Fig
HIH-4010
4.3. Ligh
ht Intensity Measurement
M
A value which is very im
mportant for the
developm
ment of plantss and which influences
i
the well-
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being of humaan beings is thhe light-streng
gth. For that
purpose a liight measurem
ment circuit (F
Figure 8) with
a Photodiode has been used to measure the light
he photo diode BPW211 has a colorintensity. Th
correction filtter, giving ann approximatiion to the
spectral respoonse of the human eye [13] .A value
which is veery importannt for the deevelopment off
plants and wh
hich influencess the well-beinng of human
beings is thee light-strengthh. For that purpose a
light
meaasurement
circuit
c
(Figuree 8) with a
the
light
Photodiode haas been used to measure
intensity. Thhe photo diode
d
BPW21 has a colorcorrection filtter, giving an
n approximatiion to the
spectral respo
onse of the hu
uman eye [13] .

Figure
F
10: Daiily light intensiity captured wiith
BPW21
4.4. Preessure Measurrement
Thee weather is directly connnected to the airpressuree. Low pressurre is associatedd with bad weeather
and a rapid change of
o the pressurre means a drrastic
change in weather, foor example annd upcoming storm
s
can be forecasted byy looking at the last hourrs of
pressuree measurement..
Thee Pressure waas measured with
w
the integgrated
circuit MPX-4100
M
buiild by Motorolla. The used ciircuit
can be seen in Figure 11.
1 The circuitt needs a 5V power
p
supply and
a
the outpuut to the ADC
C is between 0 and
5 V whaat makes a volttage divider neecessary.

Figu
ure 8: Light meeasurement circuit

Figure 11: Pressure meaasurement circuuit
4.5. Co
ommunication
n
To save the data measured by the sensors it was
necessarry to build a neetwork between the sensors and
a to
set up a computer receeiving and storing the valuess. For
mmunication ZiigBee modulees were used. These
T
the com
provide a wide range aand a couple of low power modes,
m
which coould be used tto reduce the current
c
consum
mption
of the ciircuit. In addittion the networrk-setup is eassy and
fast, so that an extennsion of new Stations
S
is possible
without problems.

Figure 9. Short Circu
uit Current vs. Illuminance
I
y change of thee light intensityy can be seen
The daily
in Figure 10

Internatioonal Conference on Electrical annd Electronics Enngineering, ISBN
N : 978-93-816993-85-8, 9th Junee, 2012-Tirupati

156

Design and Implementation of Smart Sensing Platform for Rover-Back CANSAT Using CORTEX-M3

VI. CONCLUSION
WORK

V. OUTCOME AND ANALYSIS
Six prototype weather stations have been
fabricated and successfully tested over more than
24 hours.The weather data captured by the
sensors correspond directly to the data that are
given by non-electrical sensing elements, like
thermometers, barometers and hygrometers.

AND

FUTURE

In this paper we have propose a environmental
monitoring system with a mesh network structure
controlled by a central station. The different
stations are equipped with temperature-, relative
humidity-, pressure- and sunlight-sensors. Initial
component testing of sensor performance has reflected
good results in sensing and radio communication. The
outcome provides a variable platform for different
sensors to measure necessary values. Further
development on downsizing the system, using
alternative energy sources and analysis of the measured
data is scheduled next.

The data show, that there are some problems
to be solved, for example is the humidity
and the pressuresensor very sensitive to direct
sunshine, so that a casing is needed that is
impervious to light. For the correctness of the data
is necessary that the position of the sensor is
chosen well. The Influence of for example
machines which expose heat has to be reduced.
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Abstract - In this paper we have reported design, simulation and analysis of Microstrip Patch Antenna (MPA) with two different
geometries. The resonant frequencies considered for the design are 2.4GHz and 5GHz which are the operating frequencies of Global
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with different feed techniques to identify the best possible feed. Also, we have evaluated the HFSS ADK for MPA and calculated
the percentage error.
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I.

In order to simplify analysis and performance
prediction, the patch is generally rectangular, circular,
square or some other common shapes.

INTRODUCTION

MPA are conformable to planar or non- planar
surface, simple and inexpensive to manufacture, cost
effective compatible with Monolithic Microwave
Integrated Circuits design and when a particular patch
shape and excitation modes are selected, they are very
versatile in terms of resonant frequency, polarisation,
radiation patterns and impedance. These have several
advantages compared to conventional microwave
antennas and therefore have many applications over the
broad frequency range from 100MHz to 50GHz.

The figure of a general rectangular MPA with Inset
feed technique is shown below

Hence, in this paper we explained the
characteristics of the MPA, different types of feed
techniques, various methods of analysis of Microwave
components and in detail the design of a Rectangular
and Circular MPA and further analysed the return loss
parameter for various types of feed techniques. We have
used 2.45GHz and 5GHz as operating frequency for the
designs which have their main applications in the GPSA
design for WLANs.

FIG.1: MPA GEOMETRY

II. MPA GEOMETRIES

III. HFSS SIMULATION

In its most basic form, a MPA consists of a
radiating patch of a dielectric substrate which has a
ground plane on either side. The radiating patch and the
feed lines are usually photo etched on the dielectric
substrate.

In order to generate an electromagnetic field inside
a structure, HFSS employs the finite element
method(FEM). In HFSS, the geometric model is
automatically divided into a large number of tetrahedral,
where a single tetrahedron is a four-sided pyramid. The
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Simulation of MPA using Probe, Edge, and Inset feed for 2.4GHz and 5GHz

FEM is a numerical technique for finding approximate
partial differential equations as well as integral
equations.
IV. RESULTS
The following figures 2 and 3 are the simulated
geometries of MPA with inset feed technique. A
rectangular patch is designed and analysed as shown in
the fig 2 and a circular patch in fig 3. Both are
simulated at 2.4 GHz. The analysis involves taking
quick reports which include the impedance, return loss
plots. In this context for both the geometries to
understand the characteristics the return loss parameter
is obtained for a range of frequencies and plotted. The
simulation results of S11 for this feed is as shown in
Fig.4 and 5. From the figures the return loss minima can
be obtained reading the markers and tabulated. Similarly
the far field 3D radiation patterns are depicted in the fig.
6 and 7.

Fig.4: Return loss for rectangular patch at 2.4GHz

Fig.5: Return loss plot for Circular patch at 2.4Ghz

Fig.2 : Rectangular_2.4GHz_Inset feed
Fig. 6: Radiation pattern of Rectangular patch at 2.4GHz

Fig.7: Radiation pattern of Circular patch at 2.4GHz
Fig. 3 :Circular_2.4GHz_Insetfeed
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Simulation of MPA using Probe, Edge, and Inset feed for 2.4GHz and 5GHz

The simulation is carried out for rectangular MPA and
their resultant S11 plots are obtained. The resonant
frequencies are tabulated for all three types of feeds as
shown in table 1. The feeds have mentioned for both the
frequencies 2.4 GHz and 5.0 GHz with their respective
return loss minima frequencies and % errors.

V. CONCLUSION:
The error percentage is around 3% and less than 5%
which is better when compared with many FW
Simulation tools. Also it is observed that the inset feed
gives the lease error. These results will be useful as the
supporting platform for the designing and analysis of
microwave frequencies antennas with the lower rate of
errors.

Design frequency 2.4GHz
Return Loss
Minima
Frequency

Error %

Probe Feed

2.3216

3.2

Inset Feed

2.3823

2.763

Feed Type

REFERENCES:
1. C.A.Balanis, Antenna Theory Analysis and Design.
2. J.D. Kraus, Antennas for all applications.
3. K.S.R. Pavan Kishore, B.Tech thesis.

Design frequency 5 GHz
Probe Feed

4.8116

3.768

Edge Feed

4.8618

2.764

Inset Feed

5.0377

0.754



TABLE 1 : ERROR BETWEEN SIMULATED AND
THEORITICAL
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Design of Model Matching Load Frequency
Controller for a Deregulated Power System
Chanda Guravaiah & T.K Sunil Kumar
Department of Electrical Engineering, National Institute of Technology Calicut, Kozhikode, India
E-mail : guru.nitc466@gmail.com, tksunil@nitc.ac.in
Abstract - In de-regulated dynamical response of load frequency control is one of the biggest problems, to improve the two area
deregulated environment, So a state feedback control which approximate the response can be used to improve the dynamic response
of LFC. In this paper, the first step is the development of an optimal state feedback controller.The state feedback controller with
LQR using model matching techniques. The aim here is to replace the state feedback controller with a output feedback controller. At
first a higher order state feedback controller ‘K(s)’ is obtained for a given plant using model matching techniques, this higher order
controller is then reduced to get a lower order PID controller. The parameters of the PID controller are obtained using Genetic
Algorithm (GA) techniques. In this paper, the dynamic response of the load frequency control problem in the deregulated
environment is improved. Load Frequency Control requirements should be expanded to include the planning functions necessary to
insure the resources needed for implementation. Here It is copmpare both with LQR closed loop response and PID closed loop
resones to obtained performance index (J).
Keywords: Load frequency control, Deregulated Power system.State feedback Controller, Model matching techniques Output
feedback Controller.

I.

INTRODUCTION

Analysis of the power system markets shows that
frequency control is one of the most profitable ancillary
services at these systems, but with the restructuring of
electric markets, Load Frequency Control requirements
should be expanded to include the planning functions
necessary to insure the resources needed for LFC
implementation. Thus, the LFC system keeps track of
the momentary active power imbalance, detects it,
corrects it and communicates an adequate amount of the
balance energy service basis, to the market operating
system. A lot of studies have been made about LFC in a
deregulated environment. In any electric system, the
active power has to be generated at the same time as it
is consumed. Power generated must be maintained in
constant equilibrium with power consumed/demanded,
otherwise the power deviation occurs. Disturbances in
this balance, causing a deviation of the system
frequency from its set-point values, will be offset
initially by the kinetic energy of the rotating generating
sets and motors connected.
Nomenclature:
∆f1, ∆f2

frequency

B

frequency bias

R

droop characteristic

u

input vector

x

State vector

AGC

Automatic generation control

LFC

Load frequency control

GENCO

Generation company

DISCO

Distribution Company

ISO

independent system operator

ACE

area control error

apf

area participation factor

gpf

generator participation factor

AGPM

Augmented Generation Participation
Matrix

T12

Tie-line synchronizing
between areas

∆PtieError

tie-line power error

∆PtieActual

tie-line actual power

C(s)

Lower order
function

CL(s)

Closed loop transfer function

M(s)

Model closed loop transfer function

K(s)

Higher order
function

coefficient

controller

controller

transfer

transfer
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m
2

2. Multi-area LFC
L
in a dereegulated enviroonment.

4

4

2

ΔPtie1−2,sccheduled = ∑∑ggpfij ΔPLj −∑∑
∑gpfij ΔPLj (1)

The trad
ditional powerr system inddustry has a
vertically integrated utility (VIU)
(
structurre and treated
as single utilitty company whhich monopoliies generation
transmission and
a distributio
on in a certain
n geographic
region. The usage
u
of elecctricity has been
b
growing
tremendously in the upward
u
trendd with the
modernizationn of society. Inter connecttion between
networks and interaction bettween compannies is usually
o improve system reliiability and
voluntary to
performance. In
I order to achhieve better serrvice, reliable
operation, thee power industtry in many countries
c
had
undergone signnificant changees and was refforming into a
free Market, which
w
is also known as derregulation. A
worldwide tren
nd towards resstructuring andd deregulation
of the power inndustry has been developed in
i the last one
and half decaade and the electric
e
utilities around the
world are connfronted with monopolistic structure has
been deregulaation and Privaatization. In thee competitive
environment of
o power systeem, the verticaally integrated
utility (VIU) no
n longer existts. Deregulatedd system will
consist of GENCOs,
G
DISCOs and transmission
companies (T
TRANSCOs) and indepenndent system
operator(ISO).

i= j j =3

i=3 j =1

ΔPtie1− 2 , actual = ( 2Π.T12 / s ).( Δf 1 − Δf 2 )

(2)

And att any given tim
me, the tie line

Δ Ptie 1− 2 , error

Poweer error
Defined as

ΔPtie1−−2,error = ΔPtie1−
3)
1 2, actual − ΔPtiie1−2, scheduled(3
Also thhe error signal in (1) is used to generate its ACE
Signals in
i the steady sttare as follows
ACE1=B
= 1∆f1+ ∆Ptie1--2,-error

(4)

= 2∆f2+∆Ptie1-22,-error
ACE2=B

(5

•

x

= AX
=

y

+ B 1U

1

+ B 2U

2

(6)
(7)

CX

A fully
y controllable and observablle model for a twoarea pow
wer system iss proposed, where
w
x is the state
vector and
a u is the vvector of pow
wer demands of
o the
DISCOss.

Inputt
u2 =

vector

[ΔPL1
y=

u

ΔPL2

[Δ f 1

=

[Δu1

ΔPL3

ΔPL4

Δu2 ]
ΔPd 1

Δf2 ]

(8)
Δpd 2 ]

T

(9)

X = [∆
∆PL1-1 ∆PL2-1 ∆PL3-2 ∆PL4-2 ∆Pd1 ∆Pd2

∫ ace

2

∫ ace

∆PG1 ∆PG2 ∆PGG3 ∆PG4 ∆Ptiee1-2 actual]

1

(10)

D
Fig. 1: Bollck Diagram foor Two Area Deregulated
Enviraanment
The schedduled steady state
s
power floow on the tie
line is given as _Ptie1-2, sch
hedule= (demannd of DISCOs
om GENCOs in area I) - (demand off
in area II fro
DISCOs in area I from GEN
NCOs in area II. The actual
and scheduled
d steady state power
p
flow onn the tie line
are given as

Fig.2: Schematic Diiagram of Twoo area deregulatted
power system.
Scenarioo: Transactionn based on free
f
contracts with
state feeedback controlller and output feedback.
f
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In this scenario, it is coonsidered that each DISCO
demands 0.1p
pu MW total power from GENCOs as
defined by entries
e
in AGPM
A
and each GENCO
participate in
n ACE as defined
d
by fo
ollowing.(area
participation factor)
fa

3.1 CON
NTROLLER D
DESIGN
In th
his paper to im
mprove the dynnamical responnse of
system with
w a pragmaatic viewpointt, control strattegies,
optimal state feedbackk controller.
3.2 Lineear-Quadratic--Regulator (LQ
QR)

apfs:

Assumee that all the staates are measurrable.

apf1-1 = 0.75; apf2-1=1-aapf1-1 = 0.25
apf 3-2 = 0.55; apf4-2=1-ap
pf3-2 = 0.5
∆PL1=∆PL2=
2 ∆PL3=∆PL4 = 0.1pu
2
3
gpf12 gp
gpf13
gpf 22 gppf 23
gpf 32
gpf 42

gppf

i j th

gpf

11

=

Deman
nd
Total

Controll law u =

0 . 25
2

0

0 . 25
2
0 .2
25

0
1

0 . 25
2

0

of DISC
CO
Deman
nd

j th

1

K ) x

+

B

2

U

2

(1
11)

gpf

21

0 .00
= 0 puMW
0 .1

gpf

43

(14)

⎡1
R = ⎢
⎣0

0⎤
1 ⎥⎦ 2 × 2

, Q = [eye ( I ) ]133 ×13

nario : Transacction based onn free contractss with
3.3 Scen
optimal State feedbackk control

from GENCO
G

of DISCO
O

− Kx

K = [K ]13×2

0 .3 ⎤
0 ⎥⎥
0 .7 ⎥
⎥
0 ⎦

0 . 05
=
= 0 . 5 puMW
0 .1

g 13 =
gpf

− B

(13)

How to calculate
c
the generation
g
partticipation and
demand of Distribution Company, coolumn equals
DISCOS and rows are equals GENCOS. Obtained the
first column of the demaands. AGPM (Augmented
Generation Paarticipation facttor).

AGPM

Cx

A T P + PA − Q + PB
B 1 R − 1 B 1T P = 0

GENERALIZ
ZED FORMU
ULA

⎡ 0 .5
⎢ 0 .2
= ⎢
⎢ 0
⎢
⎣ 0 .3

( A

=

Weigghting matricces Q, R are user-sellected
parameteers and shouldd be positive -ddefinite and possitiveSemi definite respectivvely.

4
DISCO
gpf14 ⎤
⎥
gpf 24 ⎥
gpf 34 ⎥
⎥
gpf 44 ⎦ G
GENCO

gpf 33
gp
gppf 43

=

y

(12)

∆Pd1=0.1puu; ∆Pd2= 0.1p
pu;
1
⎡ gppf11
⎢ gpf
pf
AGPM = ⎢ 21
⎢ gpf
pf 31
⎢
gpf
pf
⎣ 41

x&

34. SIM
IMULINK M
MODEL FOR
R OPEN LOOP
L
CONTR
ROLLER OF
F LFC TWO
T
AREA IN
DEREG
GULATED POWER SYSTE
EM

i th

j th

0 . 02
= 0 . 2 puM
=
MW
0 .1

=

0 . 03
= 0 . 3 puM
MW
0 .1

III. OPTIMA
AL STATE FE
EEDBACK
CONTRO
OLLER:
The linearr quadratic reggulator theory (LQR) is one
of the mostt powerful techniques for
fo designing
multivariable control system
m, and has sev
veral desirable
properties succh as good sensitivity annd robustness
behavior. The elements of the
t weights onn the states (Q)
and the conttrols (R) are indicators off the relative
importance off each of them with respect to
t others. The
transient behavior of the closed loop system
s
can be
modified by changing
c
these matrices. In general
g
Q and
R elements are
a chosen ass diagonal poositive (semi)
definite matricces.

Fig.3 Open Loop Coontroller Two area Deregulatted
power system
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)(sY

)(sM
= Pd
Δ )2(sM
+

1

)(
s⎢⎣=
K

)(
sK

21

(
sC

⎣=
)⎢
C
21

)(
s22
C

Design of Model Matching Load Frequency Controller for a Deregulated Power System

C(s).Check the step response of model and closed loop
response of plant with low order controller. To find the
PID unknown values, using, GA(Genetic Algorithm)
find the PID unknown values Proportional–integral–
derivative controller (PID controller) is a generic control
loop feedback mechanism .

IV. DESIGN MODEL MACHING CONTROLLER
Modern robust controller techniques like LQR
and Linear Quadratic Gaussian (LQG) methods lead
to complex controllers, the orders of which may
often be equal to or more than that of the plant
itself. These resultant high order controllers are
found to be highly sensitive to quantization error
and are often found to be fragile which may even
lead to instability for very small changes in the
controller coefficients. The present work follows the
first approach by designing a high order controller
for the plant with specified performance.

+

Kp

Ki
+
s

Kds 2

(17)

PID unknown values
S = [-0.2016 -0.5327 -1.1695;
2.0609 0.3163 0.0653;

4.1 CONTROLLER DESIGN

-1.3141 0.1820 -0.4851;

To find the model from with LQR

1.0440 -2.2790 0.4536]
Find the closed loop controller with output feedback

M1

ΔPd

+
M2

ΔPL

Δ Pd

Fin
Δf2

Y (s )

Δf1,

Fig.4 model

PLANT

Δ PL

Apply Laplace Transformer:
To get the model from LQR

M1 and M2

SX ( s ) = ( A − B1 K ) X ( s ) +

B 2 Δ Pd +

Δ ace

u(s)

Δ Pd +

M 2 ( s ) Δ PL

2

B 3 Δ PL

( SI − A − B1 K ) X ( s ) = B2 ΔPd + B3 ΔPL
Y (s) = M 1 (s)

Δ ace 1

‐F(s)

(15)
Fig.5 Closed loop controller with output feedback

(16)

Control

Obtain the higher order controller K(s) for given plant
using model matching technique.

Law

Δu = − F ( s )

Δace

(18

1.Simulation with Open Loop Controller Two Area
Deregulated Power System.

Where
K(s) obtained to be

Higher order controller (K(s)) is reduced to get the
lower order controller PID
To get the controller C(s)

To solving the unknown parameters of controller
C(s) by using find the PID with lower order controller
F(s) apply the output feedback controller. Now, obtain
the response of closed loop system with low order

Fig(a): Open Loop Frequency Deviation in Area1(rad/sec)
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Frequency Deviation in area-2(Hz)
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Fig.(b) Closed loop Freequency Deviatioon in area-2(rad//sec)

Fig(b): Opeen Loop Frequ
uency Deviatioon in Area2(radd/sec)

Find th
he closed loopp Transfer funnction Matrix, CL(S)
and cloosed loop poles.

2.Closed loop
p State feedbacck Controller With
W LQR

Find thee response

Δf1 (t ) and Δf 2 (t ) Com
mpare

Δ fm 1 ( s )annd

With mo
odel response

Δ fm 2 ( s )

Obtainedd the value of pperformance in
ndex

J = ∫(Δ
Δf1m − Δf1 ) 2 + (Δf 2m − Δf 2 ) 2 dt

(19)

J = 5.12
299
Append
dix A: State space
s
matrix (A,
( B1 B2 B3 an
nd C1
C 2)
Fig(a):Clo
osed loop Frequ
uency Deviatioonin Area1(radd/sec)

In This paper A iss state matrix and B1 is Coontrol
Input matrix
m
B2 is Demand Inpput matix B3 iss load
demand inputs and C1 and C2 is Out put matrix,oof the
Two area
a
LFC m
model are as
a
follow Where
W
Controlbbility and obserrvbility matrixx.

0

-0.05
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-0.2

⎡ −1 Kp1 Kp1
⎢
⎢ Tp1 Tp1 Tp1
−1
⎢
0
⎢ 0
Tt1
⎢
−1
⎢ 0
0
⎢
Tt2
⎢ −1
0
0
⎢
⎢ R1Tg1
⎢ −1
0
0
⎢
⎢R2Tg2
0
⎢ 2πT12 0
A = ⎢ B1
0
0
⎢
⎢
0
0
⎢ 0
⎢
⎢ 0
0
0
⎢
⎢
⎢ 0
0
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0
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⎢ −1
0
0
⎢R T
⎢ 4 g4
0
0
⎣⎢ 0

-0.25

-0.3

-0.35

-0.4

-0.45

-0.5

0

5

10

15

time
e(s)

Fig(b):Clossed loop Frequ
uency Deviatioon in Area2(radd/sec)
3. Closed loop
p Respones Mo
odel with LQR and PID
with output feeedback Contrroller
0.3
Closed Loop Respones
s with PID
Model withLQR

Frequency deviation in area-1(Hz)

0.2
0.1
0
-0.1
-0.2
-0.3
-0.4
-0.5

0

5

10

15

20

25
5
Time(s
sec)

30

35

40

45

50

Fig (a) Closed loop Frequ
uency Deviatioon in area-1
(rad//sec)

−1
0
Tp1

0

0

0

0

0

0

0
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0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

−1
Tt1

0

0

1
Tt2
0

0
−1
Tg1

−1
Tg2
0 0
0 0

0

0 0 − 2πT12 0
0 0
1 0
0
0
0 0
Kp2
−1 Kp2 Kp2
0
0
Tp2
Tp2
Tp2 Tp2
1
−1
0
0 0
0
Tt3
Tt3
−1
0
0
0 0
0
Tt4
−1
0 0
0
0
0
Tg3

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

−1 0

B2

0

0

0

⎤
0 0⎥
⎥
⎥
0 0⎥
⎥
0 0⎥
⎥
⎥
0 0⎥
⎥
⎥
0 0⎥
⎥
0 0⎥
⎥
0 0⎥
⎥
0 0⎥
⎥
0 0⎥
⎥
1 ⎥
0⎥
Tt4 ⎥
⎥
0 0⎥
⎥
−1 ⎥
0⎥
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⎥
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TABLE2: Control area parameters [2]
⎡ 0
⎢ 0
⎢
⎢ 0
⎢ apf 11
⎢
⎢ Tg1
⎢ apf 21
⎢ Tg 2
⎢ 0
⎢
B1 = ⎢ 0
⎢
⎢ 0
⎢ 0
⎢
⎢ 0
⎢ 0
⎢
⎢
⎢ 0
⎢
⎣⎢ 0

− K p1
⎡
⎢
T p1
⎢
0
⎢
⎢
0
⎢
gpf 11
⎢
Tg 1
⎢
⎢
gpf 21
⎢
Tg 2
⎢
0
⎢
B 3 = ⎢ gpf 31 + gpf 41 )
⎢
⎢
0
⎢
⎢
0
⎢
⎢
0
⎢
gpf 31
⎢
Tg 3
⎢
gpf 41
⎢
⎢
Tg 4
⎢
⎣ − ( gpf 31 + gpf 41 )

⎡ − K p1
⎢
⎢ Tp1
⎢ 0
⎢ 0
⎢
⎢ 0
⎢
⎢ 0
⎢ 0
B2 = ⎢ 0
⎢
⎢ 0
⎢
⎢
⎢ 0
⎢ 0
⎢
⎢ 0
⎢ 0
⎢
⎣⎢ 0

0 ⎤
0 ⎥⎥
0 ⎥
⎥
0 ⎥
⎥
0 ⎥
⎥
0 ⎥
⎥
0 ⎥
⎥
0 ⎥
0 ⎥
⎥
0 ⎥
apf 32 ⎥
Tg 3 ⎥
apf 42 ⎥
⎥
Tg 4 ⎥
0 ⎦⎥ 2×13

− K

p1

T p1
0
0
gpf 12
Tg 1
gpf 22
Tg 2
0
( gpf 32 + gpf

0

42

)

0
0
gpf 32
Tg 3
gpf 42
Tg 4
− ( gpf 31 + gpf

41

)

Tp2
0
0
gpf 33
Tg 3
gpf 43
Tg 4
( gpf 31 + gpf

23

41

)

)

Control Area
Parameters

Area-1

Area-2

K (pu/HZ)

127.5

127.5

Tp (sec)

25

31.5

B (pu/Hz)

0.532

0.495

p

Tij ( pu / Hz)

The important role of AGC will continue in
restructured electricity markets, but with modifications.
The use of a ‘GENCO participation Matrix” facilitates
the simulation of bilateral Contracts. In this paper
proposed two methods first one is optimal state
feedback controller and second is model matching
techniques using to get the model from LQR,Obtain the
higher order controller K(s) for given plant using model
matching technique AGTM(Approximate Generalized
Time Moment). Higher order controller (K(s)) is
reduced to get the lower order controller of PID.To find
plant closed loop controller of PID unknown
values,obtained using GA(Genetic Algorithm) the PID
controller applied with output feedback. Compare both
responses and find the performance index (J). The
performance of the proposed method is evauated on a
two area power system with different contracted
senario.The resuts of the proposed controller are also
compared with the state feedback controller and closed
loop PID.

⎤
⎥
⎥
0
⎥
⎥
0
⎥
gpf 14
⎥
Tg 1
⎥
⎥
gpf 24
⎥
Tg 2
⎥
0
⎥
− ( gpf 14 + gpf 24 ) ⎥
⎥
− Kp
⎥
⎥
Tp2
⎥
0
⎥
⎥
0
⎥
gpf 34
⎥
Tg 3
⎥
gpf 44
⎥
⎥
Tg 4
⎥
( gpf 31 + gpf 41 ) ⎦ 13 × 4

⎡1 0 0 0 0 0 0 0 0 0 0 0 0⎤
C1 = ⎢
⎥
⎣0 0 0 0 0 0 0 1 0 0 0 0 0⎦ 2×13
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Abstract - The Z-Source network, as a DC-link energy storage sub-circuit, was proposed to be used in DC-AC power conversion
circuits (inverters) due to its advantages compared to the traditional LC DC-link. In this paper a new modified Z-source (MZS)
network is proposed in order to reduce the number of switches in a single-phase inverter, from four switches, in a full-bridge
converter, to only two switches, as well as to maintain the desired average voltage level in the DC-link. This paper presents the novel
topology and the operating principle of the new MZS single-phase inverter with two switches, and an application of this converter in
a motor drive system to a single-phase PM synchronous motor. The proposed system topologies are validated by digital simulations
of the circuits in PSIM and SIMULINK, with tests due soon.

I.

voltage at input level (and mitigate for voltage sags), is
proposed.

INTRODUCTION

One of the major problems in single-phase voltage
source inverters, having in the input stage batteries,
photovoltaic, and fuel cells or a diode rectifier fed by the
230 V ac line, is the DC link voltage level, which could
be smaller than the desired level, imposed by the
application. Single phase voltage source inverters are
used in photovoltaic or fuel cell grid-connected inverter
systems as well as in inverter based motor drive
systems. A growing interest is also shown in the field of
hybrid electric vehicles.

Fig. 1 presents the electrical circuit of the Z-source
network connected to a single- phase full bridge
inverter. The diode D at the front end of the Z-source
network makes the circuit unidirectional. The electrical
energy flows from the DC voltage source to the load
The two equivalent schemes for the two possible
operating modes of the Z-source network are shown in
Fig. 2. [3]

Some of the solutions to boost the DC link voltage
are transformer-less boost circuits or circuits with high
frequency transformers which are introduced between
the DC voltage source and the inverter.
The main reasons why the Z-source network seems
to be a good choice for the intermediate circuit between
the DC link voltage and the inverter are the following: it
provides a greater voltage than the DC link voltage if it
is necessary, it makes the inverter immune to short
circuits produced by the conduction of both transistors
on the same phase leg (caused by EMI or bugs in the
control software of the transistors), it reduces the inrush
current and harmonics in the current thanks to the two
inductors in the Z-source network, and it forms a second
order filter and handles the undesirable voltage sags of
the DC voltage source [1-7].

Fig. 1. Z-source network with 4 switch single-phase
inverter.
In the non-shoot through mode, in case of a singlephase inverter, two of the four transistors are switching:
T1 and T4 or T2 and T3. With T4 on if T1 is on the output
voltage is positive. Turning off T1 and turning on T3

In this paper , the Z-source network is modified and
a two power switch single phase PWM inverter, , which
self boosts the input voltage twice to keep the output
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(with T4 conducting) a through short circuit is produced
to charge the inductances L1 and L2 and thus produce
voltage boost.

II. MODIFIED Z-SOURCE SINGLE-PHASE
INVERTER WITH 2 SWITCHES
The proposed modified Z-source network (MZS) is
presented in Fig. 3. In many electrical circuits, instead
of a high voltage rated electrolytic capacitor, series
smaller voltage rated capacitors are used. It can be
noticed that this change in the Z-source network reduces
the number of transistors. The load is connected
between the common node of the two series capacitors
and the common node of the two switches (Fig. 3).

a)

Fig. 3. MZS single-phase inverter with two switches.
III. OPERATING PRINCIPLE
The introduced MZS single-phase inverter with two
switches has three different states, two active and one
shoot-through. The three equivalent circuits for the three
states are illustrated in Fig. 4.

b)
Fig. 2. Equivalent schemes of the Z-source network in
(a) non-shoot through state (b) shoot-through mode

[State 1]: The converter is in one of the two active
states. The upper transistor is conducting and the lower
transistor is substituted by its freewheeling diode.

In the shoot-through state:
vL1 = vC1

vL2 = v C2

vi = 0

The voltage on the load is:

(1)

V

In the non shoot-through state:
vL1 = VDC −VC1

LOAD

V

C2

−v

L1

V

C1 / 2 − vL1
(4)

Vi = 2VC1 −VDC (2)

if VC2 = VC3.

If L1=L2 and C1=C2 then the voltage drops across the
inductors are equal and the voltage drops on the
capacitors are equal as well.
To control the voltage at the input of the single-phase
inverter we need to control the voltage of one capacitor,
because the average voltage across the inductors in
steady state is zero [1].

where TST is the shoot-through time. To obtain the
required TST/TS a PI controller can be used [1].

a)
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IV. MODIFIED Z-SOURCE SINGLE-PHASE
INVERTER WITH SINGLE PHASE PM
SYNCHRONOUS MACHINE
Because of the complexity of the equations for each
state of the MZS, the converter was modeled with
discrete elements in PSIM. The single phase
synchronous machine was modeled as a series
connection of the following elements: the stator
resistance R, the stator inductance L and a
programmable voltage source which is the EMF,
calculated in “Simulink” based on the motor equations
at every sample time. We used three sensors in total: one
load current sensor, one motor speed transducer and one
voltage sensor for the measurement of C1 capacitor
voltage (which is the average DC link voltage in steady
state). So we have three control loops. For speed
regulation a PI controller was used, for the load current
control a hysteresis current controller. The hysteresis
current controller commands one of the two transistors
all the time. This means that there are no“inactive
states” (e.g. the time duration for zero state vectors in
case of a three phase inverter) during which the shootthrough states could be generated.

(b)

(c)
Fig. 4. Equivalent circuits of MZS single-phase inverter
for (a) state 1 (b) state 2 (c) state 3.

In conclusion the shoot through states will take
place during the active states. By connecting the motor
between the common node of the two transistors T1 and
T2 and the common node of the capacitors C2 and C3
the maximum voltage which can be delivered to the
motor in our case study is 150 V if the voltages on the
two capacitors C2 and C3 are equal to each other. In
order to be able to supply the motor from 300 V with the
block V* we prescribe 600 V average DC link voltage.
To reduce the inrush current spikes in the inductors the
V* voltage was increased from 300 V to 600 V in 300
ms. The output of the PI regulator in the DC link voltage
control loop in Fig. 5a gives the ratio of the input DC
voltage and the average DC link voltage. Based on
equation (3) the block after the PI regulator calculates
the shoot through time.

[State 2]: The converter is in the other non-shootthrough state. The lower transistor is conducting and the
upper transistor is acting like a diode. The voltage on the
load is:
VLOAD = −VC3 = −VC1 / 2,
(5)
if VC2 = VC3.
[State 3]: In this operating mode the demanded load
voltage boost is realized. Both the upper and the lower
switches are conducting; therefore an energy transfer is
realized from the capacitors to the inductors. It can be
seen that the circuit is asymmetrical (because the load is
connected in parallel with the capacitor C3), so that the
energy transfer from the capacitors to the inductors is
not the same on the upper and on the lower side.

.

(a)
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(b)
Fig. 5 : Simulation diagram in of the MZS single-phase inverter with single phase PM synchronous machine: a)
SIMULINK; b) PSIM.
.
The shoot through time generation can be seen in
Fig.6. It should be noticed that the shoot through time is
calculated with a 10 kHz sampling rate and the shoot
through pulses are distributed equally over the 100 μs
period at the beginning and at the end of the sampling
period. The shoot-through pulses override the pulses
generated by the hysteresis current controller thanks to
the two or gates at the gate of each transistor.

To demonstrate that the proposed MZS single phase
inverter is suitable for motor drives with single phase
PM synchronous machines, different perturbations on
the drive were simulated. For example, it can be seen in
Fig. 7 that for a 10% voltage sag of the nominal DC
voltage source (fall from 300V to 270V) the C1
capacitor voltage remains unchanged. At the start of the
converter one of the two series capacitors (C2) is
discharged and the second (C3) is charged with
electrostatic energy. The C1 capacitor voltage smoothly
follows the prescribed average DC link voltage; it has a
very small overshoot. Even if the prescribed average DC
link voltage is raised gradually from 300V to 600V in
300ms, we do have some inrush current spikes in the
inductors L1 and L2 (Fig. 8.). A longer ramping time
could reduce these inrush current spikes.

Figure 6. Shoot-through pulse generation.
The equations of the single phase PM synchronous
machine are [8]:
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Thee transistors vvoltage and current
c
stressees are
illustrateed in Fig. 11. The
T collector peak
p
current is twice
the indu
uctor peak ccurrent. The peak
p
instantanneous
voltage across
a
the trannsistor is two tiimes bigger thaan the
voltage across
a
C1.

Figure 7. The DC voltage, the average prescribed DC
link voltagee and C1 capaccitor voltage (toop); the C2
capacitor vooltage (middle)); the C3 capaccitor voltage
(botttom), during trransients in Figg. 9.
Fig. 8 shows that the inductors
i
peakk currents are
mes greater thann the peak loadd current. The
about two tim
difference beetween the tw
wo currents instantaneous
values is the effect of the converter’s
c
asyymmetry (see
a state 3).
Fig. 4 state 2 and
In Fig.8 b) can be seeen that the instantaneous
voltage across the load is asyymmetrical, thee positive part
is two times grreater than the negative part.
Fig. 9 shhows the motoor reference and
a
measured
speed while thhe motor accellerates to the nominal
n
speed
3000 rpm in about 1.5 secconds. A breaakpoint in the
ment when the
speed rampingg is visible at 300 ms the mom
C1 capacitor voltage
v
reachees 600V. From
m this moment
the motor haas a steeper acceleration
a
r
ramp,
until it
reaches 3000 rpm. A step load torque of 0.35 Nm is
applied to the motor at t = 2 seconds until t = 8 seconds.
This load torqu
ue is not refleccted in the capaacitor voltages
and the speedd does not suuffer a speed drop, which
indicates that the
t speed and current loops work well. At
t = 3 secondss, the motor iss decelerated to
t 33% of its
nominal speedd for 3 secondss. A voltage boost is visible
in the capacitoor voltages duriing the decelerration process.
At t = 6 seconds
s
the mootor speed incrreases again to
the nominal speed. This time
t
the acceeleration time
duration is longer than the deceleration time duration
because we haave a torque lo
oad which goess to zero at t =
8 seconds and the acceleratioon ramp gets stteeper, again.

Figure 8 : a) The curreents through thhe inductors L11, L2,
the load
d current b)The voltages of L1,
L L2 and the load
i Fig. 9.
voltage durring transients in

In Fig. 10 shows the varriation in time of
o the load
torque, electroomagnetic torquue and the cogging torque
of the motor.
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Fig. 12 illustrates a zoomed portion of the instantaneous
transistors and inductors currents and the load current.

Fig. 12. Zoomed instantaneous inductors, transistor,
load currents
Table I presents the peak currents and voltages in
the transistors for the following converter topologies:
full bridge single-phase inverter with 4 transistors (A)
and modified Z-source single-phase inverter with 2
transistors (B) for single-phase PM synchronous motor
drives. The 2 transistor topology is payed for in addition
V and A ratings.

Figure 10. The load torque, the electromagnetic torque
and the cogging torque of the motor during acceleration
and load transients.

Topologies
A
B

TABLE I
Nr. of
transistors
Peak transistor
current [A]
4
2

2
6

Peak
transistor
voltage [V]
300
900

V. CONCLUSIONS AND DISCUSSIONS
The proposed modified Z-source single phase
inverter is a possible solution for motor drives with
single phase permanent magnet synchronous machines.
The converter is able to override the DC voltage sags.
The inductors peak currents are approximately twice the
load peak current.
The voltage boost of the intermediate DC link it can
be produced even if there are no “inactive states”.
APPENDIX
The motor parameters: Stator resistance RS [ohm]:
40 Stator inductance LS [H]: 0.2913 Total inertia J
[kg/m2]: 0.004 Viscous friction coefficient B[Nm s] :
0.001 Number of pole pairs: 1 Nominal voltage [V]: 300

Fig. 11. Voltages and currents in the power switches
for transients in Fig. 9-10
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The MZS converter parameters:

[4]

Babak Farhangi and Shahrrokh Farhanghi,
“Application of Z-Source Converter in
Photovoltaic Grid-Connected Transformer-less
Inverter,” in Proc. of PELINCEC-2005, Warsaw,
Poland, pp. 198-203.

KP=2; Ki=20.

[5]

The PI controller parameters in the shoot-through-time
control block: Gain: 0.009;

N. Mohan, W.P. Robbins, T.M. Underland,
Power Electronics, John Wiley, 1995.

[6]

F.Z. Peng, M.S. Shen, and Z.M. Qian,
“Maximum Boost Control of the Z-Source
Inverter,” inProc of. IEEE-PESC’04, 2004, pp.
255-260.
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Poh Chiang Loh, D.M. Vilathgamuwa, C.J.
Gajanayake, Yih Rong Lim, and Chern Wern
Teo, “Transient Modeling and Analysis of PulseWidth Modulated Z-Source Inverter,” IEEE
Transactions on Power Electronics, vol. 22, pp. 498-

L1=L2=6mH;
C1=C2=C3=470μF.
The PI speed controller parameters:

Time Constant: 2.5 ms.
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Abstract - In this paper, a novel mixed method is used for reducing the higher order system to lower order system. The denominator
polynomials are obtained by the PSO Algorithm and the numerator coefficients are derived by the polynomial method. This method
is simple and computer oriented. If the original system is stable then reduced order system is also stable. The proposed method is
illustrated with the help of typical numerical examples considered from the literature.
Keywords : PSO optimization, polynomial technique, order reduction, transfer function, stability.

I.

proposed method is compared with the other well
known order reduction techniques available in the
literature.

INTRODUCTION

The order reduction of a system plays an important
role in many engineering applications especially in
control systems. The use of reduced order model is to
implement analysis, simulation and control system
designs. The use of original system is tedious and costly.
So to avoid the above problems order reduction
implementation is necessary.

PROPOSED METHOD
Let the transfer function of high order original
system of the order ‘n’ be

Gn(s) =

Many approaches have been proposed for reducing
higher order to lower order system. Shamash [1]
proposed a method of reduction using pade
approximation. The disadvantage of this method is
reduced order model may be unstable even though the
original high order system is stable. Hutton and Fried
land [3], proposed routh approximation method which is
also disadvantage.

=

(1)

Let the transfer function of the reduced model of the
order ‘k’ be

Rk(s

One of the most proposing research fields is
“Evolutionary techniques” [6]. Among all the
Evolutionary techniques particles swarm optimization
appears as a promising algorithm. PSO algorithm shares
many similarities with the genetic algorithm. one of the
most promising advantages of PSO over the GA is its
algorithmic simplicity.

=

(2)

A) Determination of denominator by PSO:
The PSO method is a member of wide category of
swarm intelligence methods for solving the optimization
problems. Particle swarm optimization technique is
computationally effective and easier. PSO is started with
randomly generated solution as an initial population
called particles. Each particle is treated as a point in D
dimensional space. Each particle in PSO flies through
the search space with an adaptable velocity that is
dynamically modified according to its own flying

In the present paper to overcome above problem a
new mixed method is proposed. The denominator
polynomials of the reduced order model are obtained by
PSO technique and the numerator coefficients are
determined by using polynomial technique. The
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experience and also flying experience of the other
particles.

From the above equations we can get the values of d0,
d1….dq.

Each particle has a memory and hence it is capable
of remembering the best position in the search space
ever visited by it. The position corresponding to the best
fitness is known as pbest and the overall best of all the
particles in the population is called gbest [13].

To match the steady state response multiply the
numerator polynomial with ‘K’
NUMERICAL EXAMPLES:
Example1: Consider the 5

By using iteration the values of pbest and gbest are
calculated. Velocity and particle positions are updated
by using below formulae.

order transfer function [6]

G(s)=
(12) For implementing PSO algorithm, to obtained
the reduced denominator several parameters are to be
considered
The values of c1 and c2 are ‘2’

(3)

The range of random numbers r1 and r2 are (0,1).
Swarm size = 20
models)

(4)

(Number of reduced order

Unknown coefficients = 2
Where ‘v’ is the velocity, ‘x ’is the position, pid
and gid are the pbest and gbest, ‘k’ is iteration and c1,c2
are the cognition and social parameter. These
parameters are variable or constant. Generally these
values are ‘2’and r1, r2 are the random numbers in the
range (0, 1). The parameters c1 and c2 determine the
relative pull of pbset and gbset and the parameters r1 and
r2 help in stochastically varying these pulls. To balance
the global and local search parameters ‘w’ is introduced,
this is inertia weight.
max

⁄

Number of iterations = 500
The denominator polynomial obtained using PSO
algorithm is
D2(s) = 2.36919

=

(5)

(14)

.

Therefore, the numerator by polynomial method is

B) Determination of numerator by polynomial method

N2(s) = 9.255+5.717s
(15)
the proposed second order reduced model using mixed
method is obtained as follows:

The numerator polynomial is obtained by
equating the original system with reduced order system

…….

.

On cross multiplying the above equations and
comparing the same power of ‘s’ on the both sides, we
get numerator value and multiply the numerator with
‘k.’

(6)

…….
…….

(13)

For finding the numerator values, use the polynomial
technique. Equate original transfer function and reduced
order transfer function with obtained denominator.

Where ‘it’ is the number of iteration

…….

3.918816

.

=

.

R2(s) =
(16)
.
.
the second order reduced model for Mihailov stability
criterion and continued fraction technique is [6]

(7)

Equate the same power’s of‘s’ on both sides, we get

R2a(s) =

(17)

.

The comparison is made by computing the error
index known as integral square error ISE in between the
transient parts of the original and reduced order model,
is calculated to measure the quality, the smaller the ISE,
the closer is R(s) to G(s),which given by;
ISE=

∞

dt

(18)
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Where y(t) and yr(t) are the unit step responses of
original and reduced order systems for a second order
reduced respectively. The error is calculated for various
reduced order models and proposed method is shown
below.
Method

Reduced model

For finding the numerator values, use the polynomial
technique. Equate original transfer function and reduced
order transfer function with obtained denominator.
=

ISE

.

Proposed
mixed
method

.

.

.

.

Cross multiplying above equations and equating with
the same powers of ‘s’ we get the numerator values.
And multiply the numerator with ‘k.’ Therefore, the
numerator by polynomial method is

0.000698

Mihailov
stability and
continued
fraction
method

(21)

.

N2(s) = 12.2039

.

1.0806

3.355s

The proposed second order reduced model for using
mixed method is obtained as follows:
.

Step Response

.

.

4.

(22)

.

The second order reduced model for Pade-Routh
approximation is

4
3.

.

3

.

.

.

(23)

.

Amplitude
2.
2

Method

Reduced model

ISE

1.
1
0.
0

mihailov&cfc(2nd)

0

2

4

6

8

10

12

14

16

18

.

Proposed
mixed
method

original(5th
proposed(2nd)

.

.

.

0.000236

20

Time (sec)

.

Pade-Routh
method

Fig1: Step responses of original and reduced order
models

.

.

.

Example2: Let us consider the transfer function [ 4]

0.97

.

Step Response
1.5

G(s)

(19)

For implementing PSO algorithm, to obtained
the
reduced denominator several parameters are to be
considered

Amplitude

1

The values of c1 and c2 are ‘2’
The range of random numbers r1 and r2 are (0,1).
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Swarm size = 30 (Number of reduced order
models)
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Unknown coefficients = 2
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Number of iterations = 100
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Fig2: Step responses of original and reduced order
models

The denominator polynomial obtained using PSO
algorithm is
D2(s) = 8.714992

0

(20)
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CONCLUSION:
In this paper, a novel mixed method is proposed for
reducing a high order system into a lower order system.
In this denominator polynomial is obtained by PSO
algorithm technique and numerator coefficients are
derived by polynomial method. The method has been
tested using numerical examples. The results of this
method are compared with the other existing methods
available in literature shown in fig1 and fig2. From
these comparisons, it is concluded that the proposed
method is simple; computer oriented and achieves better
approximations than the other existing methods. PSO
method is based on the minimization of the integral
squared error (ISE) between the transient responses of
original higher order model and the reduced order model
pertaining to a unit step input. This method guarantees
stability of the reduced model if the original high order
system is stable and which exactly matches the steady
state value of the original system.
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Abstract - Power

electronic-based FACTS devices such as STATCOMs are sometimes essential for voltage support in trans- mission
networks. They can also be used for continuous operation of doubly-fed induction generator-based wind turbines during faults. The SmartParks
are connected to the wind farm bus, and a coordi- nated reactive power control strategy is proposed to improve the fault-ride-through capability
of the wind farm without exceeding the current limits of rotor and grid-side converters. The entire study is carried out in real time on a
real-time digital simulator platform.
Index Terms—Doubly-fed induction generator, real-time digital simulator, STATCOM.

I.

DFIG-based wind turbines to block the rotor side
converter (RSC) during the fault and to short-circuit the
rotor terminals with a crowbar . During that period,
the wind turbine generator behaves as a squirrel
cage induc- tion generator and absorbs reactive power.
One way to supply this reactive power is to set the
grid-side converter (GSC) to reactive power and
voltage control mode during that period.

INTRODUCTION

Shunt Flexible AC Transmission System
(FACTS)
devices such as static compensators
(STATCOMs) are capable of very fast and accurate
reactive power compensation . However, the main
drawback of FACTS devices is their high cost. On the
other hand, the PEVs, while parked in the SmartParks,
contain a significant amount of active and reactive
power potential and can be utilized for meeting the
grid's requirements with little significant infrastructure
cost. Most importantly, the added ad- vantage of
reactive power is that it can be injected to the grid
without lowering the battery's state of charge
(SOC).

However, if the network is weak, the reactive
power supplied by the GSC may not be sufficient.
Hence, additional reactive power support from
STATCOM-like devices is necessary. In a
STATCOM was used in voltage control mode to
serve this purpose, but no coordination existed
between the control of the STATCOM and the GSC;
hence, during the postfault period,
when
the
STATCOM injects a significant amount of re- active
power, the GSC absorbs such a major portion of it
that it almost exceeds its limits. An intelligent
coordinated reactive power control strategy between
the GSC of a large wind farm and a STATCOM was
proposed . The ideas presented in and for fault-ride
improve- ments through a wind farm have been
extended in this paper, and a different coordinated
control strategy has been proposed.

A very small amount of real power will be lost
during this reactive power transaction process, so the
vehicles' batteries will have to supplement the
difference. However, for such a small amount of real
power loss, the net reduction in the state of charge of the
individual batteries will be negligible. Therefore, only a
central- ized controller will be needed at the
SmartParks to make this idea a reality. With that
control, it is possible for these Smart- Parks to behave
like virtual STATCOMs. The idea of utilizing a
photovoltaic solar farm as a STATCOM at night
has been referred to in . A similar service could be
obtained
from SmartParks in future smart grid
infrastructures.

II. DEVELOPMENT OF A SMARTPARK
MODEL
In order to develop a SmartPark model and to
utilize it as a virtual STATCOM, it is essential to
realistically assess the capability of an individual PEV.
To obtain that capability curve, the PEV is represented
by a dc voltage source, followed by a bidirectional

STATCOMs can also be used for uninterrupted
operation of the doubly-fed induction generator
(DFIG) based wind farms in grid-connected mode
during grid faults . It is a common practice for
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hits the upper limit and the error is still positive,
the error accumulates through the integrator. Then,
when the control action is supposed to reduce, this
accumulated error prevents it from coming down to
the desired value. This creates an overshoot and
delays settling. Similar events occur when the control
action hits the lower limit and the error is still negative.
In order to solve this problem, an anti-windup
strategy is used. This strategy resets the integrators
in the two situa- tions mentioned above. A number of
more efficient and elabo- rate anti-windup strategies
exist. This particular strategy is used in this paper
because of its simplicity, and it served its purpose quite
nicely. However, resetting an integrator creates a
discontinuity in the system that could result in additional
complexities in the system's dynamics. A thorough
investigation of different anti-windup strategies is
beyond the scope of this paper, but a detailed analysis
of anti-windup strategies can be found in [15].

three-phase inverter, as shown in Fig. 1. The dc
source is considered ideal. The value of series resistance
is 0.005 ohm. The inverter generates a 208 V threephase line-to-line rms voltage, which then passes
through a transformer to connect to the utility. Between
the inverter and the transformer, there is a small
inductance.
The control strategy for the vehicle inverters is
presented in Fig. 2. The active and reactive powers
at the output of the in- verter in the d-q reference
frame are expressed as
P=3/2(VqsIqs+VdsIds)
Q=3/2(VqsIds+VdsIqs)

(1)
(2)

With this control, the
P-Q
capability of a
realistic vehicle battery is now studied. Since battery
capacity and specific energy increase every year, and
the V2G transaction is a futuristic scenario, it is better to
study the P-Q capability of a realistic battery with high
power and high specific energy. An Li-ion battery
system used for hybrid electric military vehicles
(HEMV-7) [16] is therefore considered for this study. Its
nominal voltage at 50% SOC is 307 V. The Li-ion
battery system referred to in [16] is obtained by
packaging 5 to 8 modules of 12 cells of VL 34 P Liion cells. The relevant specifications of that battery
system are presented in Table I

In a synchronously rotating reference frame, the
peak line-to- neutral voltage lies on the Q -axis, and
Vds=0. Therefore, the objective of the control is to
command the currents corre- sponding to the
demanded power, as follows:

first component on the right-hand side of (3),
(4) is based on the power equations (1), (2), where
Vpeak is the fil- tered line-to-neutral peak voltage.
The filter time constant is 20 ms. This component
creates fast responses to sudden changes in
commanded power. The integral term eliminates steadystate error. Therefore, the control action is
essentially a summation of an integral control and a
nonlinear feedforward path. The q- and d -axis
commanded currents are then transformed into an ab-c reference frame, and the switching pulses are
generated by delta current-regulation.

III. MODELING THE TEST SYSTEM
A.. Modeling the Wind Farm
The wind farm is equipped with a Doubly Fed
Induction Gen- erator. It uses back-to-back PWM
converters for variable speed wind power generation.
The control objective of the grid-side converter is to
keep the dc link voltage constant regardless of the
magnitude and direction of the rotor power. A

As shown in Fig. 2, a limit is placed on the
commanded current to prevent a large current from
flowing through the vehicle battery and inverter during
adverse grid interactions. However, if the I*qs orI*ds
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time, and the wind turbine captures the maximum
possible energy at that wind speed. However, if the
wind speed exceeds a certain value, the pitch control
limits the power generated by the wind turbine. The
relevant mathematical equations for the rotor-side and
grid-side converter controls are mostly similar to [21]
and hence are not described in this paper. The data
for the 400 MW wind farm is taken from [12].

stator-oriented vector control approach is used where the
direct axis current controls the dc link voltage and the
quadrature axis current controls the reactive power, and,
in turn, the voltage at the point of common coupling.
The above mentioned control strategy is similar
to that discussed in the research literature [21]. The
only difference is that an additional PI controller is used
to generate the reactive power command for the gridside converter from the voltage error signal. The
objective of the rotor-side converter is to control the
active and reactive power from the stator. This is
achieved by putting the d-axis of the rotor reference
frame along the stator flux vector. The -axis current
reference is generated directly from the commanded
electrical power, and the d-axis current reference is
generated from the commanded stator reactive
power. The electrical power command is generated
from the optimum operating point-tracking strategy
discussed in [21], when the wind speed is below a
certain value. The pitch control does not work at that

All the symbols used in Fig. 9, which presents
the schematic diagram of the control strategy, carry
their usual meanings and are explained in [12]. The
compensation terms for the rotor-side converter in Fig. 9
( Vdr2 and Vqr2 ) are expressed as follows:
Vdr2= -SWsбLrIqr

(5)

Vqr2= SWs(бLrIdr+L^2mIms/Ls)

(6)

Where б= 1-L^2m/LsLr
.

Figure 2 : Proposed current control strategy
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Fig. 3 : The proposed control strategy in voltage control mode.
desired level. The other two PI controllers keep track
of the reference currents, and their outputs are added
to the cross coupling compensation terms to produced
and q -axis commanded voltages. Those voltages are
converted to an a-b-c reference frame, and the
pulses are generated by sine-triangle modulation. The
entire system's PI controllers are tuned by trial and error
following the common industry procedure for largescale, non- linear systems.

. B. Modeling the STATCOM
In order to compare the performance of the
STATCOM, 300MVAR STATCOM is considered.
The STATCOM is used in voltage control mode with a
control strategy similar to [11], as shown in Fig. 10.
One PI controller generates the d -axis current
reference while maintaining the dc-bus voltage of
the STATCOM at a constant value, and the other
PI controller generates the -axis current reference
with an objective to maintain the voltage at bus 4 at a

.

Fig 4 .control of the wind farm

.
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Fig 5.control of the statcom
the presence of external reactive compensation, it is not
neces- sary for the GSC to restart switching
simultaneously with the RSC. It can be delayed for
a short period of time. Realisti- cally, SmartParks can
satisfy the very limited duration for which this external
reactive power compensation is demanded for this
strategy. The schematic diagram for this coordinated
control is shown in Fig. 12. The two integrators, one
which generates the -axis current command for the GSC
and the other which generates the reactive power
command for the SmartParks from the bus voltage
deviation, should be reset while the respective
controllers are not active to prevent integrator windup,
as shown in Fig. 12.
It is important to mention that the first changeover
of the control mode from GSC to SmartPark occurs
when a fault exists, and, consequently, the GSC is
blocked. During the fault period, the voltage of the
wind farm bus is determined primarily by the nature
and intensity of the fault, which could force the bus
voltage to almost zero. Therefore, the changeover of
the con- trol mode during the fault period does not have
any visible impact. Similarly, as mentioned above, the
GSC restarts switching after a time delay from the
instant of fault clearance. Within that delay period,
due to the action of the SmartParks in voltage control
mode, the voltage of the wind farm bus restores to
a value that is very close to 1.0 p.u. The commanded
voltage for the GSC in voltage control mode is also
1.0 p.u. Therefore, the second changeover in control
mode occurs when the actual voltage of the bus is
almost equal to the commanded voltage and the voltage
error input to the PI controller is almost zero. Therefore, the changeover in control mode remains fairly
smooth, and no bumps are observed.

Performance of GSC during a severe fault while
crowbar protection is active and the RSC is blocked.
Fig. 7. Comparison of performance between the

STATCOM and SmartParks during voltage regulation at
bus 4.
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V. REAL-TIME SIMULATION RESULTS
In order to study the performance of the
coordinated
reactive power support from the
SmartParks, a 10-cycle, three-phase line to ground fault
is applied at bus 6, where the wind farm is connected.
Here, the crowbar operation starts the very moment the
fault is applied and ends after 2 cycles from the
instant of fault clearing. When there is no reactive
power support from the GSC or from the SmartParks,
the voltage at bus 6 takes almost
1.1 seconds to reach its prefault value, starting from the
instant of fault application (Fig. 20). Also, the voltage
waveform has a postfault, low-frequency oscillation in
the absence of any kind of voltage control, whereas,
with the SmartParks' coordinated reactive power
control, the voltage reaches 1.0 p.u. within 290 ms.
After a small overshoot, it becomes perfectly stable.
Now, the performance of the coordinated control
strategy is compared with the GSC being maintained
at voltage control mode. But in this case, when the
RSC is blocked, the GSC is not blocked, and it
continues injecting reactive power during the fault.
Fig. 21 shows that the voltage at bus 6 stabilizes quite
nicely with this setup. The real problem, however, lies
with the GSC current. If the GSC works in voltage
control mode during the fault, the GSC current increases
to almost 30 kA (Fig. 11), which is not permissible in
practical situations But, with the coordinated reactive
power support from the SmartParks, i.e. with the GSC
blocked during the fault and the voltage control
action switched to the SmartParks, it is observed (Fig. 8)
that the grid-side reactive power and the grid-side rms
current both lie perfectly within their tolerable limits.
From these results, it can be concluded that the
SmartParks can be utilized successfully as virtual
STATCOMs for normal voltage regulation.

VI. CONCLUSION :
A novel idea to exploit the reactive power
capabilities and a coordinated reactive power support
strategy between the SmartParks and the grid-side
converter of the wind farm is presented to improve the
fault-ride-through capability of the wind farm while
maintaining the continuity of service and without
violating the grid-side reactive power and current limits.
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Abstract - This paper describes design of artificial landmark based on colour model used for Self-planning in unstructured
environment to a robot for its movement. This method provides less error in estimation when compared to existing methods. This
project is an investigation into building a system which visually detects artificial landmarks to determine the landmarks within a
location, decipher their position within that location and track the landmark throughout the location using Binocular stereo vision.
Keywords— Artificial landmark, Colour model, Localization method

I.

representation of a numerical code that is used represent
some information, typically identifying the object to
which it is attached.

INTRODUCTION

The motivation for this project is the fact that the
extensively used Global Positioning System (GPS) does
not work when a receiver unit is unable to obtain a
signal from a satellite. In consequence, GPS is
impractical, infeasible and, in actuality, impossible for
use in tracking a unit’s location indoors throughout a
building. There are of course many possible ways in
which an object can be located and tracked indoors. A
‘local’ system which mimics GPS isn’t totally
unfeasible, but does have many downfalls, one of these
would definitely be cost another may be issues with
timing a signal traveling at the speed of light passing
over short distances i.e. 3ns to travel 1 meter. Visually
locating and tracking a passive landmark, such as an
image, is in comparison relatively simple and
inexpensive. A camera could be used to take an image
of a location which could then be processed to discover
whether the landmark is present in that location. It could
then be possible to determine that landmark’s position
within that location. ‘Natural’ landmarks are generally
static and form part of the surroundings. One obvious
example of a natural landmark is a mountain, although
an object such as a plug socket could also be seen as a
natural landmark and can be used as a reference point if
its location is known.‘ Artificial’ landmarks, also known
as fiducially markers, can be sited in static locations and
be used as ‘signposts’ indicating a specific point of
interest, for example. This point of interest may change,
it may become uninteresting and the marker may be
removed or repositioned. Artificial landmarks can also
be used to tag objects to give them an identity. A
barcode could be an example of such a tag. It is a visual

II. ARTIFICAL LANDMARK DESIGN
A landmark is localized physical feature that a robot
can sense and use to estimate its own position in relation
to a known map or a reference frame. Considering the
accuracy, real-time, and the scalability of the landmark
in complex environment, the artificial landmark is
designed as showed in Fig.1. The
landmark is
composed by four parts: red rectangular border, blue
background, scalable pattern, and direction prompt (the
triangle in the center).The reason to choose the red color
as the rectangular border is that there is little red color in
the indoor environment, further more, the red
rectangular border is much fewer, and red is high purity,
low lightness, and small scattering intensity. The strong
contrast between the blue background and the white
scalable pattern is helpful to recognize the gap situation
of the landmark. In the center of the landmark, a white
triangular direction prompt is designed to indicate the
direction of the landmark, and avoiding the recognition
error caused by error direction of the landmark. The
position information can be got by the landmarks with
different codes which generate from the gap situation of
the inner concentric circles (“1” for gap, “0” for no gap).
Owing to the different situation of the 8 gaps, there are
256 situations in maximum. According to the working
environment, the numbers of concentric circles can be
added or reduced to meet the requirement. (The
landmarks in the experiment are square structure of
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in Fig. 3(c) and 3 (d), the green “+” represents the gap
positions of the landmark.

18cm length, the width of the red border is 1cm, and the
width of inside and outside ring is also 1 cm.)

As showed in Fig. 1, the pixel value of the two
concentric circles is much higher than the pixel value of
the background (the concentric circle is white, and the
background is blue), so the gap situation can be detected
by comparing the pixel value. However because of the
moving of robot, the size of landmark and the
illumination of the landmark image would be different.
To guarantee the gap judgment accuracy, a gap
recognition method based on self-adaptive window is
proposed. As showed in Fig. 3(e), the gap situation can
be got by comparing the proportion of the number of
low pixels value in the window. Self-adaptive window
could adjust its size through the detected landmark
region, so it can eliminate the influence of inaccuracy of
gap location.

Fig 1.Artifical Landmark
III. LANDMARK DETECTION AND
RECOGNITION
A. Landmark detection
According to the feature of the red rectangular
border of the artificial landmarks analyzed in section 2,
the landmarks can be detected by color segmentation
and structure contour. The color segmentation is based
on the transformation from RGB color model to HSI.

Figure 3. Schematic of landmark recognition
IV. LANDMARK LOCALIZATION METHOD
AND BINOCULAR STERO VISION
A. Landmark Localization Method
Approach: Figure 4 shows the experimental setup.
Two poles (used as artificial landmarks) were placed at
coordinates of (4000, 2000) and (4000,-1000),
respectively, with reference to the robot’s global
coordinate frame.

Figure 2. (a) Original image (b) binary image after color
segmentation (c) image of landmark detection
B. Landmark recognition
The steps involved in landmark recognition are as
follows:
•

four vertexes of the landmark in the collected image
can be got by linear approximation, as showed in
Fig. 3(a), the white”+” represents the four vertexes;

•

According to the affine invariant principle, and the
four vertexes which are located, the center of the
landmark can be located, as showed in Fig. 3(b),
the red “+” represents the center of the landmark;

•
Based on the invariance of cross-ratio
principle, the 8 gap positions of the landmark can be
located in the landmark image by the relationship of
positions and the actual size of the landmark. As showed

Figure 4. Test Setup for the Landmar Localization
Method
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-

Figure 5(b) shows the position of the LRF relative the
robot’s local coordinate frame. The centre of the LRF
was located at 160 mm,7 mm with respect to the local
coordinate frame of the robot.
The position of the centre of the LRF was
subsequently transformed to the robot’s origin to obtain
the position of the robot in the global coordinate frame.
B.

Binocular Stereo Vision

The binocular stereo vision theory is based on the
research of human visual system. When a pair of points
in the images captured by the binocular vision sensors is
given, the three-dimensional coordinates in real world of
this point can calculated. When the same landmark in
the images collected by the stereo vision system is
detected,the distance between robot and landmark can
be calculated through matching the corresponding points
of the same landmark.

Figure 5. The Artificial Landmark Localizatio Method
The separation of the landmarks represented as d
was set at 3 m in the tests. The distance d could be
varied depending on the work space available and the
environment in which the robot was working. The
distances between the landmarks and the centre of the
LRF were defined as ra and rb for Pole A and Pole B
respectively. θa and θb were defined as the angles
between X1 axis of the local coordinate frame and the
“line of sight” of the poles. In Figure 5 (a), θa was
defined as a negative angle, and θb as a positive angle.
Objects detected to the left were assigned a positive
value and to the right negative values. The variables ra,
rb, θa and θb were all known from the LRF data. In order
to compute the position of the LRF (x2,y2) with respect
to the poles the following equations were derived and
used in the landmark localization algorithms.

Figure 6. (a) Equipment of stereo vision (b) mobile
robot with stereo vision
V. RESULTS AND DISCUSSION
The robot was driven to specific locations on
landmark localization system readings were all recorded
and analyzed.

Figure 7. Results from the Artificial Landmark
Localization Method (units in mm)
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robots. Stereo vision can solve the problem of Omnidirectional vision which can not recognize the landmark
far from the stereo vision system, and the problem of
monocular vision which can not calculate the distance
between the landmark and robot. Meanwhile the
artificial landmarks can helps to decrease the complexity
of stereo matching. The experimental results show that,
the method of landmark detection is not only robust to
lights and angles, but also to the feature of real-time,
and it can meet the requirement of the self-localization
of the indoor mobile robots.
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Figure 9. Experiment results of robot self-location
The percentage error between the actual position
and measured positions were computed. The measured
position refers to the wheel encoder measurement, and
the combined wheel encoder and gyroscope
measurement. The percentage error was computed as
follows:
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STEREO VISION
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VI. CONCLUSION
A self-localization method of indoor moving robot
based on artificial landmarks and stereo vision is
proposed. First, a new artificial landmark model with
the features of strong anti-interference and easy-torecognize is designed, then combining the artificial
landmarks and stereo vision to locate the indoor mobile
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Modified Low Power Low Area Array Multiplier
With SOC Encounter
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Abstract - In this project a low power and low area array multiplier with carry save adder is proposed. The proposed adder eliminates
the final addition stage of the multiplier than the conventional parallel array multiplier. The conventional and proposed multiplier
both are synthesized with 16-T full adder. Among Transmission Gate, Transmission Function Adder, 14-T, 16-T full adder shows
energy efficiency. In the proposed 4x4 multiplier to add carry bits without using Ripple Carry Adder (RCA) in the final stage, the
carries given to the input of the next left column input. Due to this the proposed multiplier shows 56 less transistor count, then cause
trade off in power and area. The proposed multiplier has shown 13.91% less power, 34.09% more speed and 59.91 % less energy
consumption for 0.18nm TSMC technology at a supply voltage 2.0V than the conventional multiplier.
Keywords - Array Multiplier; CSA; Full Adder; Power; Delay; Area and Energy.

I.

INTRODUCTION

II. POWER CONSUMPTION IN CMOS VLSI
CIRCUITS

Multiplication is an essential arithmetic operation
for common Digital Signal Processing (DSP)
applications, such as filtering and fast Fourier transform
(FFT). To achieve high execution speed, parallel array
multipliers are widely used. But these multipliers
consume more power. Power consumption has become a
critical concern in today's VLS system design. Hence
the designers are needed to concentrate power efficient
multipliers for the design of low-power DSP systems. In
recent years, several power reduction techniques have
been proposed for low-power digital design, including
the reduction of supply voltage, multi threshold logic
and clock speed, the use of signed magnitude arithmetic
and differential data encoding, the parallelization or
pipelining of operations, and the tuning of input bitpatterns to reduce switching activity. A basic multiplier
can be divided into three parts

There are three main components of power
consumption in digital CMOS VLSI circuits.
1) Switching Power: consumed in charging and
discharging of the circuit capacitances during
transistor switching.
2) Short-Circuit Power: consumed due to short-circuit
current flowing from power supply to ground
during transistor switching. This power more
dominates in Deep Sub Micron (DSM) technology.

ii) Partial product addition and

3) Static Power: consumed due to static and leakage
Currents flowing while the circuit is in a stable
state. The first two components are referred to as
dynamic power, since power is consumed
dynamically while the circuit is changing states.
Dynamic power accounts for the majority of the
total power consumption in digital CMOS VLSI
circuits at micron technology.

iii) Final addition.

P = ∑iVDD Vswing Cload f Pi + VDD∑I Iisc + VDD Il ----- (1)

In paper describes a conventional architecture of an
array multiplier. Secondly, it also describes earlier
proposed low power low area architecture. Finally this
low power low area architecture is modified in order to
present error free low power low area architecture for an
array multiplier.

Where

i) Partial product generation

VDD -power supply voltage;
Vswing - voltage swing of the output which is ideally
equal to VDD;
Cload -load capacitance at node i;
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f

-system clock frequency;

Pi

-switching activity at node I;

Iise

- short-circuit current at node;

Il

-leakage current.

The four rows generated are the partial products
which are finally added to get the final product.
B. CONVENTIONAL ARCHITECTURE:

As designing a low power CMOS I-bit full adder, the
Emphasis will be on these areas
i)

to reduce the total number of transistors and the
total number of parasitic capacitances in internal
nodes to reduce the load capacitance.

ii) to lower the switching activity to save the dynamic
Power consumption.
iii) to remove some direct paths from power supply to
ground to save the short-circuit power dissipation.
iv) to balance each path in the full adder to avoid the
appearance of glitches since glitches not only cause
a Unnecessary power dissipation hut may even lead
to a fault circuit operation due to spurious
transitions, especially in a low voltage operation
system.
v) in order to build a low-voltage full adder, all the
nodes in the circuit must possess full voltage swing.

Fig. 2. Conventional Array Multiplier with CSA and
error at x2y3.

vi) to build the low-voltage full adder design because
the power supply voltage is the crucial factor in
reducing power dissipation.

This architecture uses 5 layers of full adders having
four in each layer. The first four layers represent the
carry save stages and the final layer is a ripple carry
adder (4-bit) that is used to propagate the carry and thus
generate the final product. Also, wherever there are two
inputs to the full adder the third input is considered zero.

In Nanometer scale leakage power dominates the
dynamic power and static power due to hot electrons. So
the concentration is on to trade off power in parallel
multipliers.

ERROR: The encircled area needs to be replaced by X2
Y3.

A. SHIFT AND ADD ALGORITHM:
An array multiplier follows a shift and add
algorithm. Suppose we have a 4-bit multiplicand X and
a 4-bit multiplier Y. Then the multiplication is as shown
below.

C. PROPOSED ARCHITECTURE:
The following figure shows a proposed architecture
for an array multiplier. The carries of the multiplier at
the final stage is carefully added to the inputs of the
multiplier as shown in the figure. The carry of the fourth
column of the multiplier is given to the input of the fifth
column instead of zero. Then the carry of the fifth
column is forwarded to the input of the sixth column so
on. In this multiplier the carry of the seventh column of
the adder is not neglected, it is considered as Most
Significant Bit (MSB) of the multiplier. Due to
elimination of four full adders in the final stage power
and area can be trade off in the proposed design than
that of the conventional array multiplier.

Fig. 1. 4X4 Multiplication.
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row of the adder. The resulting multiplier is said to be
Carry Save Multiplier, because the carry bits are not
immediately added, but rather are saved for the next
stage. In the design if the full adders have two input data
the third input is considered as zero. In the final stage,
carries and sums are merged in a fast carry propagate
(e.g. ripple carry or carry-look ahead) adder stage. This
is the conventional array multiplier with CSA as shown
in "Fig. (2)". In the proposed method, we implement all
the partial product rows of the multiplier as same as that
of the conventional adder (explained above).
The final adder which is used to add carries and
sums of the multiplier is removed in this method. Then
the carries of the multiplier at the final stage is carefully
added to the inputs of the multiplier but some errors in
partial products and addition as shown in the Fig (3).
IV. CONCLUSION

Fig3. Error in Partial product generation and addition.

In this project we have proposed a new design for
low Power, high performance and low area based array
multiplier without RCA. It shows the same functionality
than the conventional adder. For higher bitmultiplication
it shows better power and area saving. For example, in
the proposed 4x4 multiplier it saves 56 transistors. For
TSMC 0.18um it saves 13.91% of total power, 34.09%
of more speed and 59.91 % less energy consumption. To
study the performance of the multiplier and eliminating
the errors in the existing architecture and it is
synthesized with different technologies.

ERRORS: The encircled areas are erroneous the
corrections to which are shown in the modified
architecture.
D. MODIFIED ARCHITECTURE:

SOFTWARE REQUIRED:
Cadence soc encounter
V. RESULTS AND COMPARISONS:

Fig 4.modified architecture without errors
Thus the first layer of full adders is modified by
feeding each of the adders with the first array of partial
products. Thus we get an accurate result by
implementing this architecture.
As it is a modification of the previous architecture
which was in itself a low power and a low area model,
therefore this modified architecture is also an optimized
low area and low power array multiplier.
III. METHODOLOGY
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Transplantation And Analysis of
U-Boot Bootloader On S3C2440 Processor
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Abstract - The ARM A9 processor is a highperformance, low-power, cached application processor that implements ARMv7-A
architecture and provides full virtual memory capabilities. This paper describes the process of booting S5PC100 processor
integrating an ARM 9, briefly introduces hardware environment of the target board cored with S3C2440 processor and an approach
to build software developing environment for this embedded system, especially analyzes the process of U-Boot booting based on
S3C2440 processor and the major steps of transplanting UBoot to the target platform. U-Boot was transplanted successfully.
Keywords-embedded system; S3C2440 processor; U-Boot; ARM 9; transplant.

I.

bootloader. The architecture of S3C2440 is different
with S3C6410 and S5P6440, so the method of
transplantation is not the same. Booting analysis of
S3C2440 is a very important step to build embedded
systems, so whether the transplantation is successful or
not directly impacts on the performance of the system.
Due to little study on S3C2440 at home and abroad, this
paper focuses on the booting analysis of S3C2440
processor and U-Boot transplantation on UT-S3C2440
development-board. Besides, a few major steps
mentioned in this paper will promote the application of
the processor.

INTRODUCTION

With the development of 3G technology in the
world, mobile internet and cloud computing have been
the world’s two major application technology, and they
are developing rapidly. Meanwhile, the demand of
mobile terminals is growing day by day, such as smart
phones and tablet PCs. In order to meet higher data rate
and better user experience, the performance of the
microprocessors has been more and more important.
Nowadays, ARM9TM and ARM11TM processor
families are still widely licensed around the world and
provide cost- effective solutions for many of today’s
applications, but the ARM 9 processor is relatively
small[1] [2]. ARM 9 processor is baesd on the ARMv7
architecture and has the ability to scale in speed from
600MHz to greater than 1GHz[3]. And it has highperformance, superscalar microarchitecture and NEON
TM technology for multi-media and SIMD processing.
So the ARM 9 processor can meet the requirements for
power-optimized mobile devices and performanceoptimized consumer applications requiring higher
Dhrystone MIPS.

II. DEVELOPING ENVIRONMENT OF
EMBEDDED SYSTEM
A. Hardware Environment
This article adopts UT-S3C2440 board as hardware
development platform, and it is specially designed for
electronic product, such as consumer electronics,
industrial control, car navigation. This platform consists
of a core- board and a base-board.The core of coreboard is S3C2440 processor with stable and powerful
performance, and it is also equipped with 256MB
DDR2, 2MB NOR Flash and 256MB NAND Flash. The
detail information of memory in the address space is
shown as table 1. The base-board is equipped with
many communication interfaces(10/100Mbps Ethernet,
USB OTG 2.0, SD card, etc.), audio and video
interfaces (HDMI, audio, TV Camera, VGA, etc.), manmachine interfaces(LCD, GPIO, keyboard, etc.).

Samsung S3C2440 integrated ARM-A9 processor
is a 32-bit RISC cost-effective, low power, high
performance micro-processor solution for mobile
phones and general applications[4]. It includes many
powerful hardware accelerators, integrated Multi Format
Codec and numerous peripherals. S3C2440 is mainly
used in consumer electronic products, such as high-end
smart phones, tablet PCs, netbooks and STBs[4].
Bootloader is a small program to start up the main
operating system, and U-Boot is a popular and powerful
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The boot loader of S3C2440 is divided into the BL0
and the BL1. BL0 which is placed in iROM, initializes
the PLL & Clock setting with fixed value, the stack and
heap region, and the Instruction Cache controller. Then
BL0 loads BL1 from the booting device to iRAM.
Besides, according to the secure boot key values, BL0
checks the integrity of BL1. If integrity check passes,
then jump to 0x34010; if fails, then it stops. BL1
initializes the DRAM controller, then loads the OS
image from the booting device to DRAM. And,
according to the secure boot key values, BL1 checks the
integrity of the OS image[5].

B. Software Environment
This
article
adopts
software
developing
environment with Vmware 7.0 and Ubuntu 10.04. First,
installing Vmware 7.0 virtual machine in Windows XP;
then, installing a Linux distribution named Ubuntu
10.04 in the virtual machine; finally, making some
modifies and configurations on Ubuntu.
The cross-compiler
tools
are
Cross-4.2.2eabi.tar.bz2
and
arm-none-linux-gnueabi-arm2008q3-72- for-linux.tar.bz2, which are installed in the
file boot[7]. /usr/local/arm.

From above, it shows that the process of booting
S5PC100 has its own features, such as ROM inside the
chip, checking the integrity of image with secure boot
key values. These features should be paid attention in
applications.

III. ANALYSIS OF BOOTING S3C2440
Compared
with
S3C6410
and
S5P6440
microprocessors, S3C2440 supports four booting
devices, which are NAND
Flash, OneNAND,
MMC/SD Memory and USB. The booting device is
determined by the OM and NFMOD pins. S5PC100 has
ROM and SRAM inside the chip. At the system reset,
the program execution starts at iROM[5]. The boot
loader of S3C2440 is divided into the BL0 and the BL1.
BL0 which is placed in iROM, initializes the PLL &
Clock setting with fixed value, the stack and heap
region, and the Instruction Cache controller.

IV. ANALYSIS OF BOOTING AND
TRANSPLANTATION OF U-BOOT ON
S3C2440
U-Boot is an open-source bootloader. It performs
powerfully, leads to a variety of operation systems,
supports multiple architectures CPUs, and is very useful
in embedded field. As a small program to start up the
main operating
system, the success of U-Boot
transplantation is extremely
important[6]. In the
followings, firstly analyzing the U-Boot booting of
S3C2440, then illustrating the keypoints of U- Boot
transplantation and the method of generating executive
files, finally describing a NAND Flash memory
distribution
for executive files on UTS3C2440platform.

TABLE I. MEMORY INFORMATION ON UTS5PC100 BOARD

A. Analysis of U-Boot
There are two stages in the progress of starting up UBoot
Stage 1 uses assemble code, and the following things
are completed:
a)Initialize hardware device: set interrupt vector table,
initialize hardware
device depending on CPU
architecture(set CPU mode as supervisor mode, use
ARM instruction set, turn off FIQ and IRQ, turn off
MMU and caches), read booting information,etc. The
code is located in the directory cpu/s5pc1xx/start.S.
b)Prepare RAM space for loading stage 2: shut down
watchdog, initialize SRAM controller, system clock,
serial interface, NAND Flash, etc. The code is located in
the
directory
board/
Samsung/
Smdkc100/
lowlevel_init.S.
c)Copy stage 2 to RAM space:according to the
Figure 1. S5C2440 booting block diagram

booting information, select booting device, and copy
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stage 2 to RAM.

cpu/s5pc1xx/start.o (.text)

d)Initialize heap region: turn on MMU, set sp
pointer.

cpu/s5pc1xx/s5pc100/cpu_init.o (.text)
board/samsung/smdkc100/lowlevel_init.o (.text)

e)Jump to C entrance of stage 2: clear bss section
before jumping, call function start_armboot in the
directory lib_arm/Board.c.

cpu/s5pc1xx/onenand_cp.o (.text)
cpu/s5pc1xx/nand_cp.o (.text)

2)Stage 2 uses C code to accomplish complex functions,
and it has better readability and portability. The
following things are completed:

cpu/s5pc1xx/movi.o (.text)
*(.text)
}

a)Allocate RAM space for U-Boot: allocate space for
stack, heap, environment variables, global parameters
and board parameters.

b) Makefile, change the OBJS and SOBJS parameters
as follows:

b) Set SMC controller.

OBJS

:= smdkc100.o flash.o

c)Test the system memory map: function dram_init()
specifies the starting address and size of memory.

SOBJS := lowlevel_init.o

d) Copy kernel image and root file system image from

c)

Flash to RAM.

program link:

File config.mk is used to set the start address of

ifndef TEXT_BASE

e)Set booting parameters for kernel: set parameters,
such as tagged list and environment variables.

TEXT_BASE = 0xc7e00000

f)

endif

Enable interrupt, call for the kernel.

3) Creat new folder s5pc1xx to the directory cpu/,
which has many source files closely related with the
architecture of S3C2440 processor, such as start.S
which accomplishes the functions including set
processor status, initialize interrupts, relocate U-Boot.
The interrupt vector table is set as follow:

B. Transplantation of U-Boot
The project of U-Boot is so huge that we must
modify a lot of source files. There are major steps of UBoot transplantation as follows:
1) Add the header file smdkc100.h to the directory
include/configs, we can modify this file to reduct UBoot:

globl _start
_start: b

a) “#define MEMORY_BASE_ADDRESS

ldr pc, _undefined_instruction

0x20000000”: memory base address is 0x20000000.

ldr pc, _software_interrupt

b) “#define CFG_UBOOT_SIZE (2*1024*1024)” :
the size of allocated memory for U-boot is 2MB.
c)

ldr

“#define CONFIG_BOOTARGS

root=/dev/mtdblock3
init=/init

reset

rootfstype=yaffs2

console=ttySAC0, 115200”: loading root file system to
the fourth partition, the type of file system is yaffs2,
and initialization process is init.

pc, _prefetch_abort
ldr

pc, _data_abort

ldr

pc, _not_used

ldr

pc, _irq

ldr

pc, _fiq

4) Modify the Makefile in root directory, add two
lines in the corresponding position as follow:

2)Creat new folder smdkc100 in the directory
board/Samsung, add smdkc100.c flash.c lowlevel_init.S

smdkc100_config : unconfig @$(MKCONFIG)
$(@:_config=) arm s5pc1xx smdkc100 samsung
s5pc100

config.mk Makefile u-boot.lds to this folder[8]
a) The code section of u-boot.lds file is:

The parameters above represent the CPU
architecture is arm, the type of CPU is s5pc1xx, the
type of development board is smdkc100, the company
is samsung, and the system on chip is s5pc100.

.text:
{
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C. Generate U-Boot Executive Code

based on ARM-A9 processor provides high performance
microprocessor solution for mobile phones and general
applications.Compared with other ARM
series
microprocessor, the process of booting S3C2440 has its
own features. This article describes the process of
booting S3C2440 processor, then analyzes the process
of starting up U-Boot. And we transplant U-Boot to the
UT-S5PC100 board based on S5PC100 processor, run it
on this board successfully, and discuss the key
technology and steps of the transplantation. Besides, we
describes a memory distribution of Android embedded
system.

Login to the Ubuntu system, copy U-Boot source
compressed package utc100_uboot.rar to the directory
home/sunnydxc/utc100/, open
application>accessories>terminal, enter commands as follow:
$ cd /home/sunnydxc/utc100
$ tar xvf utc100_uboot.tgz
$ cd uboot-samsung
$ make distclean
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$ make
Combining with above details, the command “make
smdkc100_config” means the command “./mkconfig
smdkc100 arm s5pc1xx smdkc100 samsung s5pc100”.
After compiling the U-Boot, we get u-boot.bin, u-boot,
and u- boot.srec. The binary file u-boot.bin is the
executive file we need to write to NAND Flash.
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Abstract - Radio Frequency Identification (RFID) devices de-pend on the correct operation of their memory for guaranteeing
accurate identification and delivery of transponder’s information.In this paper, a novel approach for online testing of RFIDs based on
March-BIST techniques for EEPROMs is presented. Online test is achieved by modifying the transponder’s operation and access
protocol to exploit the waiting time that transponders waste before being accessed. The solution was described in VHDL, simulated
and synthesized to obtain area and timing results. Results show that the solution overhead is less than 0.1 %, while the timing
performance allows to test up to 32-word blocks in a single waiting slot.

I.

The following of this paper is organized as follows.
In Section II, the general operation of the transponder
and the typical organization of its memory are
presented. Section III describes the regular accessing
scheme of the transponder and the modifications
proposed to allow the online test of the memory.

INTRODUCTION

Radio Frequency Identification (RFID) devices are
the main constituting actors in the Internet of Things
paradigm [1], where they are used to face the challenge
of labeling physical objects to allow them to participate
in the digital world. Such RFID devices rely on their
memory to accomplish their function which range from
the simple read-only transponder to the
high
end
transponder with intelligent cryptological modules.

In Section IV and V a description of the march
algorithms utilized is shown and the BIST architecture
is introduced. Section VI provides the simulation and
synthesis results while in Section VII conclusions and
future work are drawn.

Read-only transponders represent the low-end, lowcost segment of the range of RFID data carriers. As soon
as such transponder enters the interrogation zone of a
reader, a scheme to access its identification number is
deployed. The tag’s unique identification number is
hardwired into the transponder during chip manufacture;
therefore, the user cannot alter this serial number, nor
any data on the chip. Writable transponders can be
written by the interrogator and their memory may have
several kilobits. Write and read access to the
transponder is often performed in blocks of, usually, 16
bits, as in the EPC Class 1 Generation 2 protocol
(C1G2) [2].

II. TRANSPONDER OPERATION
Following a top-down approach, the transponder
protocols are defined in three different layers:
application, communication and physical.
In the application layer, the transponder receives
commands from the interrogator that are valid only
when the tag has been singled out. These commands
generally consist of writing, reading or locking the tag’s
internal memory. At this layer, an interrogator may be
able to terminate indefinitely the tag’s operation by
issuing a password-protected command.

Recent developments aim at increasing RFID data
rate to 10 Mbps, which entails the possibility of
incrementing memory capacity to 1 Mbyte or more [3].

The communication layer allows an interrogator to
manage tag populations while embracing an anticollision protocol. A great number of tags may be
controlled by supervising tag’s data collisions. A regular
scheme to avoid collisions employs a two-part scheme
where an interrogator, first, selects a broad number of
tags and, subsequently, forces them to randomly choose
access slots. This access mechanism is employed within

Considering the trend to increase memory capacity
in RFIDs, a new RFID architecture and access scheme is
proposed that allows concurrent online tests of the
transponder memory. A built-in self-test (BIST)
controller with appropriate march-tests is carefully
exploited to check for memory errors.
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the EPC C1G2 protocol and is based in the Dynamic
Framed Slotted ALOHA algorithm (DFSA) [4]. To
support access from several interrogators, transponders
provide session flags that may be asserted or deasserted
by interrogators.

Every transponder is accessed individually while
the others remain in an
Arbitrate state waiting for
their access slot. In the
Arbitrate state, transponders
are fully powered by the in-terrogator signal but no
particular operation is being executed.

Session flags allow interrogators to organize groups
of tags and force them to enter a particular inventory
round. Transponder memory is organized in agreement
with different standards, but, commonly, it follows a
division in banks according to the function of the
memory portion as follows:

The concurrent online access scheme proposed
exploits this waiting state to perform the test of the
memory and is based on the anti-collision mechanism of
EPC C1G2 standard.

•

Reserved memory, which includes passwords for
accessing special tag functions.

•

Product Identification memory, which is a code
used to identify the object containing the tag.

•

Tag Identifier memory, which is the unique
identification number of the tag.

•

User memory, which is an application specific
bank.

A. Selection Stage
Every transponder works in one of four sessions
and has separate inventoried flag for each. These flags
determine whether the transponder may respond to the
interrogator or not within an inventory round. A
Selected flag (SL) also exists which purpose is to ensure
a greater accuracy during management of large
transponder populations. The proposed scheme
introduces a Test flag which can be asserted by the
interrogator to force transponders to a testing state while
being accessed.
An interrogator issues a Select command to select a
partic-ular transponder population by asserting or
deasserting their flags. This command aims at a
particular flag and forces its value, e.g., a SL flag is
asserted. Within the proposed scheme, the interrogator
chooses the population of tags to be tested by asserting
its Test flag with the Select command.

III. TEST-ORIENTED ACCESS SCHEME
The normal operation of an interrogator, when
accessing a set of transponders, relies on subsequent
selections of smaller groups of tags and random
assignment of access slots. This selection procedure is
time-consuming and does not involve reading or writing
the memory for transponders that are in the interrogator
queue.

B. Testing Stage
Fig. 1 shows the proposed finite state machine
(FSM) of the transponder access scheme. Once a
transponder is within the range of an interrogator, it
reaches the Ready state.

A selection command issued by the interrogator
impels a tag or group of tags to set or unset their internal
flags according to a comparison mask. In this way, an
interrogator is able to split in smallest sets a larger group
of tags in order to access them easily. Typically, an
interrogator starts a new inventory pointing towards a
previously selected set of tags.
Transponders matching the interrogator’s flags
selection must generate an internal random Queue
Position Number (QPN) which represents its assigned
slot in the DFSA algorithm. The maximum QPN
available for the transponders is determined by the
interrogator each time an inventory starts. In order to
establish a direct link interrogator-transponder, the
interrogator sends a command which is answered only
by transponders which QPN is equal to zero.
Meanwhile, the other transpon-ders involved in the
inventory should decrement their own QPN by one, until
their turn to answer the interrogator comes. The success
of the anti-collission scheme relies in the effectiveness
of the interrogator to select an approppriate maximum
value for the QPN which avoids picking the same time
slot by more than one transponder.

The Ready state is a holding state for energized
transponders that are not participating in an inventory
round. A transponder that is in Ready state accepts
Select commands from the interrogator that force it to
set or unset session flags.
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The transition from the Ready to the Arbitrate
state is done when the interrogator broadcasts a Query
command with a session flag as a parameter.
Transponders matching the session flag transit to
Arbitrate, the others stay in Ready and do not participate
in the inventory round. Every transpon-der, ti, going to
Arbitrate chooses randomly a QPNi. The access scheme
allows the interrogator to adaptively choose an adequate
interval of QPN in order to consider the number of
transponders available in the inventory round or the time
needed to finish the memory test. Consequently, by
issuing commands to transponders, the interrogator
forces them to pass from Arbitrate to Ready back and
forward until the QPN interval is appropriate for the
current inventory round. QPNi’s valid values are defined
Q
as: QPNi [ א0 , 2 −1 ], with Q being chosen by the
interrogator for each inventory round.

IV. MARCH TEST ALGORITHM
Many algorithms have been developed for testing
semi-conductor memories, from which the most popular
and ad-vantageous are the march tests [5]. A march test
contains a sequence of march elements which is
composed by a read/write operation that have to be
performed into every cell of the memory. March tests
are able to detect several fault models such as Stuck-at
Faults (SAF), Address Faults (AF) and some Coupling
Faults (CF).
The operations that can be executed in the cells may
be: write zero (w0), write one (w1), read zero (r0) and
read one (r1). The read operation checks if the value
inside the cell is the expected one. The order in which
cells are considered can be ascending or descending. A
typical march test used to test RAMs is MATS++ which
can be adapted to test also EEPROMs. The MATS++
algorithm is decribed as follows:

Regular operation of the interrogator-transponders
interac-tion consists of command-based transitions from
the Arbitrate state to the Reply state by transponders
which QPN is equal to zero. The interrogator has full
access to the transponder and its memory within the
Reply state.

l (w0); ↑ (r0, w1); ↓ (r1, w0, r0).
Word-oriented memories, such the ones found in an
RFID, need a slightly different approach. By extending
the 0 or
1 to 16 bits, march algorithm can be
easily applied to RFID’s word-oriented memories with a
reduction on the coverage of CF.

The proposed testing approach includes a new state
for testing, MemTest, which sends a signal to a BIST
controller to start the test of a given mfemory block and
keeps track of its result. To prevent unwanted behavior,
a transponder tiin the MemTest
state reacts only to
the QueryRep command which forces the decrement of
QPNi, i.e., changes to the next time slot. An extra 32-bit
register is implemented in the transponder to be used as
a memory block counter during the test process.

A. Symmetric Transparent Test
Regular march tests produces the erase of the
contents in the memory. To prevent losing data a
transparent approach is introduced. The transparent
method avoids traditional comparison and, instead, uses
a signature analysis mechanism based on a feedback
shift register [6]. Well-known march tests can be easily
extended to transparent versions by replacing values 0
c
and 1, in the read and write operations, by a and a ,
c
respectively, where a refers to original content and a to
its complement. Besides this modification, the
initialization part in the original march test should be
removed.

The information regarding the memory block to test
is sent through data lines towards the BIST. A
transponder within Ready state which receives a Query
command with matching flags, and with the test flag
asserted, should go to MemTest state and should
compute its QPN. In this case, QPN should be selected
to allow the whole test of the memory, thus, the QPN
value randomly chosen within the regular interval is
increased by a fixed offset equal to the number of
memory blocks to test. Concurrently, the memory block
counter is loaded with the number of the first memory
block. When the test is finished, the transponder transits
to the Arbitrate state to continue with the regular
operation related to accessing its information. In order to
inform the interrogator that an error has been detected,
the transponder should transit to theReply state while
sending a temporary random identifier accompanied
with an error code. The error code describes the nature
of the error and the place where it has been detected as
well. In case of no error detection or while in regular
operation, the transponder should backscatter only the
temporary identifier.
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A symmetric transparent test poses a constraint on
the symmetry of the march test, e.g., it should have the
same number of reading for the original and the
complement content, since the signature mechanism
computes the signature when fed by the original content
and computes the reciprocal signature when fed by the
complementary content. By doing so, the initial state of
the signature mechanism should be found at the end of
the test when the memory is fault free.
V. MEMORY BIST IMPLEMENTATION
Figure 2 shows the architecture of the BIST module
composed by six entities: offset generator, memory
input multi plexer, output multiplexer, BIST controller,
signature analyzer and test pattern generator.

Figure 3.Test time for transparent and basic MATS++.

The function of the input multiplexer is to choose
which signals input to the memory according to the
BIST mode. The output multiplexer provides constant
values and the ready/busy (RB) signal is set to zero
throughout all the test period. The offset generator is a
module that modifies incoming address depending on
the bank selected for the memory during regular
operation. The BIST controller captures the init signal
from the transponder’s FSM and starts the test
procedure.

Figure 4. Test time for transparent and basic March C-.
Table I
BIST AREA OVERHEAD

The test pattern generator is responsible for
generating the test vectors to be introduced to the
memory. It contains the sequence and directions of the
march test in a configuration array. Its implementation
consists of a FSM which takes information from the
configuration array and performs their instructions,
while the complement of the data read from the memory
is used as input when needed.

Technology
0.65 µm

9

12

BIST Area

Overhead

0.0094
2
mm

0.1%

overhead. The BIST scheme was described in VHDL
and synthesized using a 0,65
µm technology. The
BIST used the transponder’s internal clock signal which
is obtained from the interrogator carrier frequency, and
was chosen equal to 1 MHz.

The signature analyzer is a Multiple Input Shift
Register (MISR) with a flow signal that sets its direction
of propagation. This implementation avoids the use of
two different shift registers for the signature and the
reciprocal signature computation. To reduce the
probability of error masking, an irreducible polynomial
was selected for the MISR; it has the following form:
7

Memory
Area
2
9.7 mm

The evaluation of the area overhead was
calculated con-sidering the memory since it is the
largest component of the transponder. A memory
capacity of 1 kB was assumed, which is, in average,
larger than the capacity of most of current passive
transponders. The area overhead was computed as

16

h(x) = 1 + x + x + x + x .
Additional methods to avoid error masking involves
hardware solutions, e.g., additional check parity, the use
of hamming codes or larger MISRs, which are
undesirable for the constrained RFID system due their
overhead.

AO =

BIST Area
×

Memory Area 100%.
To obtain realistic values for the memory area, the
data was extrapolated from [7]. The results related to the
memory overhead are shown, for this particular case, in
Table I. Passive transponders are equipped with a
capacitor charged by the electromagnetic field generated
by the interrogator.

VI. SIMULATION AND EVALUATION
The proposed scheme was synthesized and
simulated in order to evaluate its performance regarding
timing and area.

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

202

MBIST online Test for RFID Memories

Future work will include other testing approaches which
provides a direct testing command to the interrogator
and a larger list of supported march algorithms.

Continuous read and write operations during the test
causes high current consumption, hence a charge in the
capacitor can rapidly fall down. As an example, circuit
presented in [8] contains a 250 pF capacitor which
stores energy supplies during short gaps in the received
signal for about 100 µs. In such time, it is possible to
perform some read operations, but writing could be
interrupted. Thus, testing of a single memory block
should be as short as possible to decrease the risk of
thatsituation. As a safe threshold, the time of the longest
operation specified by the EPC C1G2 standard was
assumed as the limit for the testing operation of a
memory block in the RFID, i.e., 20 ms. To evaluate the
timing performance of the circuit two march tests were
executed: the MATS++ algorithm, described before, and
the March C- algorithm. The March C- algorithm has a
higher complexity than MATS++ and is described in
thefollowing in its transparent version:
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VII. CONCLUSIONS AND FUTURE WORK
A novel access scheme supporting online test for
RFIDs was presented. The novel scheme take
advantages of the idle state of transponders while
waiting to be accessed by the interrogator to perform the
test of their internal memory. The transponder finite
state machine describing the access scheme was
presented and the architecture of the transparent BIST
circuit was described. Synthesis and simulation results
show the feasibility of the proposed scheme. Area
results show the negligible overhead of the BIST in
terms of area compared with the memory size, i.e., about
0.1 %. Timing results present the maximum size of
blocks that can be tested within one slot of the
accessingscheme by considering two different march
algorithms.
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Abstract - This paper presents the use of voltage source converters (VSC)-based HVDC transmission system (VSC transmission)
technology for connecting large and medium offshore wind and offshore wave power plants to the transmission lines on the shore.
The problems associated with HVAC cables are discussed and a comparison is made between HVAC transmission system and
HVDC transmission. Various topologies of offshore wind and offshore wave plants are also presented .The paper also discuss the
possible sites of offshore generation and their status in India.
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I.

[3].But the U.K offshore wind farm Scorby sands (60
MW,2.5-km offshore) do
not use any offshore
substations.

INTRODUCTION

During the last decade, due to the increased energy
demand and environmental concern, renewable energy
sources have penetrated to the field of power generation
worldwide. The application of offshore wind and
offshore wave energy is a keystone in the policy of
several European countries for large scale use of
renewable energy. Wind mills situated in uninhabited
islands and offshore platforms offers high, uniform wind
speed and acceptable visual impact. Unlike for onshore
wind farms, the electrical transmission system
investment for offshore wind farms represent
approximately 16% of the total project capital costs
[1].Utilities are now showing interest towards the
offshore wave energy plants also. The world's largest
wave powered electricity generation plant is almost
ready to go into operation on the coast of Póvoa de
Varzim in northern Portugal. It uses the same Pelamis
system from Pelamis Wave Power (formerly Ocean
Power Delivery Ltd) that was successfully tested at the
European Marine Energy Centre in Orkney. It consists
of three 750 kW units, for a total of 2.25 MW. Two
units have already been installed at the site. The third
unit is currently being assembled at the Peniche
shipyard [2].

The future holds larger wind farms with power
ratings of several hundred mega watts and very far from
shore because of better wind profiles and larger space
demands [4].There are mainly three types of
transmission systems through which the power is
transmitted to the shore by cables. They are
1) HVAC Transmission
2) LCC-HVDC Transmission
3) VSC-HVDC Transmission
The U.K’s first wind firm, North Hoyle (60 MW,12-km
offshore) is connected to the shore via 33-kv cables. The
U,K’s 90 MW Barrow wind firm is connected to the
shore by 132-kv ac cable [5].The first offshore wind
farm connected to shore using VSC HVDC is
NordE.ON 1 off the coast of Germany using ABB’s
HVDC Light technology .The wind farm is consisting of
80x5 MW wind turbines and connected to the grid using
two 195km DC cables rated at ±150kv [6].
II. VSC HVDC
The connection of large wind farms to the grid over
distances of tens of kilometres crates a number of
technical, economical and environmental challenges for
the developers and the system operators [7],[8].
Conveniently ac connection has been used that offers
some advantages such as low cost, relatively simple
layout , the proven technology,etc.Yet for large wind
farms with large transmission distance, there are some
serious disadvantages with ac connection topology:

The choice of transmission system for offshore
wind plants depends on several factors like installed
capacity, distance from shore and type of turbines used.
Depending up on the distance from shore, need of
offshore transformer substation is justified. Denmark’s
165.6MW Nysted wind farm is constructed in 2004 with
offshore transformer station, connected to shore through
an approximately 10km 132kV ac submarine cable
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•

long ac cables produce large amount of capacitive
current, which can significantly reduce the cable
transmission capacity and require large reactive
power compensation;

•

ac connection faults result in synchronous operation
between the wind farm and the grid; therefore faults
Occurring on the grid will directly affect the wind
farm and vice versa

Previous studies have identified the advantages of using
HVDC transmission system, based on either VSC (VSC
transmission) [9]-[13] or conventional line commutated
converter [13]-[15] for integrating large wind farms to
grid.
These advantages include:
•

Power flow is fully defined and controlled;

•

Transmission distance using dc is not effected by
cable charging currents;

•

Fewer cables required and lower cable power
losses.

The results of the sensitivity analyses shows that
when varying the length of the connection, a breakeven
point of costs for ac and dc transmission appears (at a
distance of 90Km from the offshore wind farm to the
onshore substation) indicating that VSC HVDC is more
economical compared to that of ac transmission. As the
capacity of the wind farm increases VSC HVDC
becomes more economical even for low distances from
the shore [3].

Compared to conventional line commutated HVDC
systems, the principal characteristics of VSC
transmission are [13] as follows
•

It needs no external voltage source for commutation

•

It can independently control the reactive power at
each ac network

•

Reactive control is independent of active power
control

•

Black start

III. OFFSHORE POWER PLANTS
Offshore power plants analysis is divided into
offshore wind power and offshore wave plants. Here
basic configurations, grid topologies and power plants
which are in operation now are discussed.
A. Offshore wind power plants
Due to the shortage of fossil fuels and the
environmental problems, much of the focus is given to
the renewable energy sources. Most of the europian
countries recognized wind power as major source of
energy and they are constructing both onshore and
offshore wind farms to increase the installed capacity of
wind power plants. Even though the cost of installation
and losses are more in offshore wind farms compared to
onshore plants, offshore wind farms are preferred due to
the high, uniform wind velocity and acceptable visual
impact.

These features make VSC transmission technology
very attractive for connecting weak ac networks
(networks having low SCR), island networks, and
renewable sources into main grid. Also time required for
constructing a VSC transmission system is
comparatively low when compared with Conventional
line commutated HVDC transmission system. However,
VSC transmission does have high power loss and high
cost compared to conventional HVDC system [16].
A multi-terminal HVDC connection, with an
appropriate offshore circuit design, facilitates the use of
transmission converters for turbine speed control thus
avoiding converter systems with individual turbines
[17].

Offshore wind power plants are classified according
to the type of wind generator are used. The type of wind
generators are broadly classified as
• Squirrel cage induction generators
• Doubly fed induction generators (DFIG)
• Permanent Magnet Synchronous generators

Modular multilevel converters used in VSC HVDC
transmission system are having lower energy losses and
higher efficiency even though they utilise more number
of semiconductor components [18]. Modular multilevel
converter and principle design of sub module are shown
in the Fig. 1

A schematic diagram of doubly fed induction
generator based wind farm is shown in figure 2.Thse
wind farms offers several advantages when compared
to fixed speed generators such as speed control, reduced
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Offshore wind plants in operation --- Offshore wind
energy has been identified by the Europian Union as key
power technology. Many of the Europian countries
adopted new technologies in power transmission, wind
generators and turbines to maintain constant frequency
and to reduce the variability. In 2009 the Europian
Wind Energy Association (EWEA) increased its 2020
target to 230 GW wind power capacity, including 40
GW of offshore wind. By 2030, the wind industry
assumes that 400 GW of wind power will be installed in
Europe out of which 150 GW is from offshore wind
farms [22]. Table 1 gives the summary of top 10
offshore wind farms which are in operation [23].

flicker and four quadrant active and reactive power
capabilities [ 19],[20].

Fig.2. Schematic Diagram of a DFIG-based wind
generation system

Wind farm

Total
(MW)
367.2

United Kingdom

Thanet

300

United Kingdom

iHorns Rev II

209

Denmark

Rødsand II

207

Denmark

Lynn
and Inner Dowsing
Robin Rigg
(Solway Firth)
Gunfleet Sands

194

United Kingdom

180

United Kingdom

172

United Kingdom

Nysted (Rødsand I)

166

Denmark

Bligh Bank (Belwind)

165

Belgium

Walney (phases 1&2)

Offshore Grid Topologies— various topologies
have been proposed for offshore grids connected to a
VSC HVDC Converter.Fig.3. Shows a sample of
topologies for wind offshore grids [3,17,21].Topology
(a) uses individual transformers located in the base of
the wind turbine and has the advantage reducing cable
losses in the connections. Topology (b) reduces the
number of transformers although it will result in higher
cable losses. Topology (c) uses a multi-terminal DC
configuration and offers variable speed benefits with
possible lower converter costs than using individual
converters for each turbine. Topology (d) shows
possible DC configuration where the voltage is rectified
and then DC-DC converter is used. There are more
number of variations of topology (d) that have been
proposed such as using more levels of DC-DC
converters to limit cable losses [21].

Country

TABLE 1: TOP TEN OFFSHORE WIND FARMS
In Asian countries china is having highest installed
capacity of 232 MW, and few offshore wind farms are
in construction.
B. Offshore wave plants
Wave generators are relatively new technology and
have many promising ideas to maximize energy
conversion and reduce costs and maintenance. A
coupled magnetic-electric-mechanical model for the
analysis of alternative generating unit configurations in
the case of power generation system from sea waves has
been developed [24],[25]. The use of permanent magnet
linear generator has enabled a light mechanical
structure, as the machine is directly coupled to the
vertical moving floating buoy, as shown in Fig.4.
Mighty whale, power buoy ,Wave Dragon and
pelamis are some of the offshore wave devices which
are under construction and their prototypes are in
operation.

Fig.3. Example wind farm offshore grid topologies
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renewable energy farm [27].Two quantified advantages
that facilitate the grid integration of renewable energy
are the reduction in the hours of zero power output and
the reduction in variability. Offshore transmission
options for marine renewable s for combined operation
using VSC HVDC is shown in Fig.7

Fig.7. Combined operation of offshore wind and
offshore Wave plants with VSC HVDC transmission.

The Mighty Whale prototype of 120 KW prototype
offshore device is in operation since 1998. It is located
1.5 Km from the shore at a water depth of 40m
[26].Mighty whale and pelamis turbines are shown in
Fig.5 and Fig.6 respectively.

IV. STATUS OF OFFSHORE PLANTS IN INDIA
A long coastline and relatively low construction
cost could make India a favored destination for offshore
wind power. Special construction requirements make
offshore wind power 1.5-2.5 times more expensive than
onshore making large offshore deployment difficult in
developing countries. To examine the feasibility of
offshore wind farms, C-WET (Centre for Wind Energy
Technology) conducted its first phase of study at
Dhanushkodi ,Tamilnadu. So far the area around
Dhanushkodi has shown good potential, where wind
power density of 350-500 watt per square metre (w/m2)
has been recorded. For next stage C-WET is currently
awaiting approval from various government agencies
such as Maharastra [28]-[30].
On corporate side, there have been a few early
moves on offshore wind in India. Oil and Natural Gas
Corporation (ONGC) announced its plans to tap
offshore wind power. Further in June 2010, global
majors like areva, Siemens and GE announced their
plans to explore offshore wind power opportunities in
the country. Tata Power is the first private sector player
to submit a formal request to the government of Gujarat
and Gujarat Maritime Board for approval for an offshore
project in India.

Fig.5 Mighty whale ,an offshore wave device

Atlantis resources is set to partner with Gujarat
Power on a project to supply 50 MW of wave power in
the gulf of kutch in north west India. A 150 MW
prototype
plant
is
in
operation
at
Thiruruvanthapuram,Vizhinjam fisheries hatcheries
[31],[32].

Fig.6. Pelamis ,an offshore wave device
C.Combined operation of offshore wind and wave plants
There are several quantified and potential
advantages to combining offshore wind turbines and
wave energy converters into single offshore marine
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V. SIMULATION AND RESULTS
A wind farm with DFIG and HVDC Link
Integration is simulated. Here wind farm of 1.5×6 MW
is choose with a voltage of 575V. DFIG has the ability
to control reactive power and to decouple active and
reactive power control by independently controlling the
rotor excitation current using rotor side and grid side
converters. As the Wind speed changes the voltage and
frequency fluctuates. These changes are compensated by
the rotor side and grid side converters. The simulink
diagram is shown in Fig.8

Fig.10 Vabc,Iabc at rectifier input

VI. CONCLUSION
Integration of offshore wind and offshore wave
plants into transmission networks using VSC
transmission system has been studied in this paper. A
multi terminal HVDC connection, with an appropriate
offshore circuit design, facilitates the use of
transmission converters for turbine speed control, thus
avoiding converter systems with individual turbines. It
is concluded that if VSC Converters are employed it is
possible to regulate the generator speed and voltage .By
combining offshore wind and wave energy, variability
and zero power hours can be reduced.

Fig.8.Simulink diagram for DFIG wind farm with
HVDC Integration

This paper presents control strategy for the DFIG
and HVDC-link of large offshore wind farm. When
wind speed changes, ac voltage magnitude changes and
firing angle of the rectifier is adjusted to get power
balance between ac and dc power.
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Fig.9 Id rectifier output current
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Abstract - Power quality issues have been a source of major concern in recent years due to extensive use of power electronic devices
and non-linear loads in electrical power system and consequently sensitive detection and accurate classification of power
disturbances have become very much necessary[1].
To monitor various power quality problems different analysis techniques are available like Fourier transform, short-time
Fourier transform, and wavelet transform. Every analysis technique has its own advantage and disadvantage. To overcome
disadvantages a new tool called the Support Vector Machine has been proposed in this project work for detection and classification
of power quality disturbance signals.
Features obtained from Support Vector Machine are distinct and understandable. According to rule based decision tree, five
disturbance and two complex power disturbances are well recognized and classified. Various power quality disturbances obtained
by modeling and simulation are analyzed by wavelet transform analysis. Degree of sag and swell for power quality problems like
sag, swell and their relative energies are also calculated by using Support vector Machine respectively.
Keywords: PowerQuality problems,classification,Fuzzy,DWT,SVM, Sag

I.

Wavelet analysis is based on the decomposition of a
signal according to time-scale, rather than frequency,
using basis functions with adaptable scaling properties
which are known as multi-resolution analysis[5]. A
wavelet transform expands a signal not in terms of a
trigonometric polynomial but by wavelets, generated
using transition (shift in time) and dilation (compression
in time) of a fixed wavelet function. The wavelet
function is localized in time and frequency yielding
wavelet coefficients at different scales. This gives the
wavelet transform much greater compact support for
analysis of signals with localized transient components
arising in power quality disturbances manifested in
voltage, current, or frequency deviations. Several types
of wavelets have been considered for detection, and
localization of power quality problems as both time and
frequency information are available by multi-resolution
analysis. However, for classifying low-frequency and
high-frequency power quality disturbances, a separate
FFT routine and several neural networks are required
along with the features extracted from the wavelet
multi-resolution analysis and this procedure results in a
high computational overhead.

INTRODUCTION

With the common use of all kinds of electronic
sensitive equipment, electric power quality, including
voltage sag, voltage swell, voltage harmonics, and
oscillatory transients, has attracted great attention.[1]
How to extract features of disturbances from a large
number of power signals and how to recognize them
automatically are important for further understanding
and improving power quality. Hence, to improve power
quality, it is required to know the sources of power
system disturbances and find ways to mitigate them.
To monitor electrical power quality disturbance, short
time discrete Fourier transform (STFT) is most often
used[2]. This transform has been successfully used for
stationary signals where properties of signals do not
evolve in time. For non-stationary signals, the STFT
does not track the signal dynamics properly due to the
limitations of a fixed window width chosen apriori[3].
Thus, STFT cannot be used successfully to analyze
transient signals comprising both high- and lowfrequency components.[4] On the other hand, wavelet
analysis provides a Unified framework for monitoring
power quality problems.
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classes forms the input, making the SVM a nonprobabilistic binary linear classifier. Given a set of
training examples, each marked as belonging to one of
two categories, an SVM training algorithm builds a
model that assigns new examples into one category or
the other. An SVM model is a representation of the
examples as points in space, mapped so that the
examples of the separate categories are divided by a
clear gap that is as wide as possible. New examples are
then mapped into that same space and predicted to
belong to a category based on which side of the gap they
fall on.

The SVM on the other hand, is an extension to the
ideas of wavelet transform, and is based on a moving
and scalable localizing Gaussian window and has
characteristics superior to either of the transforms. The
SVM is fully convertible from the time domain to twodimensional (2-D) frequency translation domain and to
then familiar Fourier frequency domain. The amplitude
frequency–time spectrum and the phase–frequency–time
spectrum are both useful in defining local spectral
characteristics. The phase correction of the wavelet
transforms in the form of SVM can provide significant
improvement in the detection and localization of Power
quality disturbance transients.
The FL model is empirically-based, relying on an
operator's experience rather than their technical
understanding of the system[6].We implemented the
classification using Fuzzy Logic to model the dwt log
entropy values of different types of disturbances [7].
II. POWER QUALITY ANALYSIS TECHNIQUES
In the commercial market, the current state of the
art with respect to detecting power quality disturbances
is based on a point-to-point comparison of adjacent
cycles. The drawback of this approach is that it fails to
detect disturbances that appear periodically such as flattop and phase controlled load wave shape disturbances.
Another approach to detect and identify disturbances is
based on neural networks. This approach seems
appropriate in detecting and identifying a particular type
of disturbance; however, due to its intrinsic nature,
specific neural network architecture is required to detect
a particular type of disturbance. Therefore, this neural
network will, in general, not be appropriate for detecting
and identifying other types of disturbances

Principle of Support Vector Machine
IV. FUZZY LOGIC CONTROL
Fuzzy Logic (FL) is a problem-solving control
system methodology to implementation in systems
ranging from simple, small, embedded micro-controllers
to large, networked, multi-channel PC or workstationbased data acquisition and control systems. It can be
implemented in hardware, software, or a combination of
both. FL provides a simple way to arrive at a definite
conclusion based upon vague, ambiguous, imprecise,
noisy, or missing input information. FL's approach to
control problems mimics how a person would make
decisions, only much faster. The FL model is
empirically-based, relying on an operator's experience
rather than their technical understanding of the system.
FL requires some numerical parameters in order to
operate such as what is considered significant error and
significant rate-of-change-of-error, but exact values of
these numbers are usually not critical unless very
responsive performance is required in which case
empirical tuning would determine them. It is very robust
and forgiving of operator and data input and often works
when first implemented with little or no tuning.

To improve the electric power quality, sources of
disturbances must be known. This can be done by first
detecting, localizing and classifying different
disturbances. To achieve this sensor-based on line, real
lime evaluation device is necessary. A feasible approach
to achieve this goal is to use a powerful tool that has the
ability to analyze different power quality problems
simultaneously in both time and frequency domains.
To monitor various power quality problems different
analysis techniques are available. Every method has its
advantage and disadvantage.
III.SUPPORT VECTOR MACHINE
A support vector machine (SVM) is a concept in
statistics and computer science for a set of related
supervised learning methods that analyze data and
recognize patterns, used for classification and regression
analysis. The standard SVM takes a set of input data and
predicts, for each given input, which of two possible

Modelling of disturbances was done using
SIMULINK .Models of normal, sag, swell ,interrupt and
harmonics was done for a 5 MW R-L load .After that
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spectra. It uniquely provides frequency resolution while
maintaining a direct relationship with the Fourier
spectrum.

the output waveforms were analyzed using dft wavelet
transforms where the criteria of classification was
chosen as relative energy entropy of the output
waveforms.

The proposed method is a simple and effective
methodology for detection and classification of power
quality disturbances. By using the Support Vector
Machine, five distinguished time-frequency statistical
features of each type of disturbances are extracted.
Using a rule-based decision tree, four power
disturbances are classified and the relative energies
between them have been observed. By experimental
work on power quality problems such as sag and swell,
the degree or magnitude of disturbance is calculated and
the relative energies have been calculated using SVM
tool. Similarly the classification is done in fuzzy using
the rule base provided in it and it is observed that the
results obtained are better in fuzzy when compared to
support vector machine.

Then we implemented the classification using
Fuzzy Logic and SVM techniques using MATLAB and
compared both.
V. SIMULATION RESULTS
Relative log energy entropy for
disturbances using wavelet analysis and svm
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Several power quality problems have been analyzed
and the wavelet-Transform provides an interesting and
significant tool in detecting and classifying the problem.
This method has great potentiality for the future
development of fully automated monitoring systems
with online classification capabilities.

0.2
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VI. CONCLUSION
The Modified discrete wavelet transform and
“Support Vector Machine” is used in this project work
as powerful analysis tool for detection, localization, and
classification of power quality problems. The timefrequency plot has a significant part to wavelet analysis
in classifying the power quality waveforms. The
SVMTool in MATLAB gives real and imaginary
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Design And Implementation of Real Time Optical Flow
And Motion Estimations –A Novel Approach
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Abstract - The proposed work presents a architecture for motion estimation. Our system implements the well known Horn &
Schunck algorithm and Lucas & Kanade algorithm with the multi-scale extension for the computation of large motion estimations.
Our system achieves 32 frames per second for a 1024x768 resolution in the multi-scale implementation, fulfilling the requirements
for a real-time system. We describe the system architecture, address the evaluation of the accuracy with well-known benchmark
sequences (including a comparative study).
Keywords : Optical flow,Motion estimation,Multi-scale implementation.

I.

In this paper we propose both Horn & Schunck [1] and
Lucas & kanade [2] algorithms. H&S is an iterative
algorithm where the accuracy depends largely on the
number of iterations. The classical Lucas and Kanade
approach was implemented for its good trade off
between accuracy and processing efficiency. Here in
both algorithms we include multi-scale implementation.

INTRODUCTION

The estimation of motion information from image
sequences is one of the key problems in computer
vision. Typically one is thereby interested in finding the
displacement field between two consecutive frames, the
so-called optic flow. Optical flow aims to measure
motion field from the apparent motion of the brightness
pattern in an image sequence. Optical flow is one of the
most important descriptions for an image sequence and
is widely used in 3D vision tasks such as motion
estimation, structure from motion (SfM), and so on. The
basic assumption of optical flow algorithms is the
brightness constancy constraint, which assumes that
image brightness changes between frames are only due
to camera or object motion. In other words, if the
interval between frames is small, other effects causing
brightness changes (such as changes in lighting
conditions) can be neglected. However, the processing
time of existing optical flow algorithms is usually on the
order of seconds or tens of seconds per frame using
general purpose processors. This long processing time
thus prevents optical flow algorithms from being used
for most real-time applications such as autonomous
navigation for unmanned vehicles.

Many works deal with the multi-scale implementation
[6]–[9]. It basically consists in the construction of a
pyramid of images with the image resolution being
reduced one octave at each pyramid level. Then, the
motion estimation stage performs the search over a
small number of pixels at the coarsest scale. The
obtained estimation is used as a seed to search locally at
the next finer scale and so on to the finest one. This
process is extensively detailed on Section IV and
significantly allows us to increase the motion range of
the algorithm, which is critical for many real-world
applications.
This paper is organized as follows. In section2 and 3,
the algorithms of Lukas & Kanade and Horn & Schunck
is shown respectively. In section4, multi-scale
implementation of algorithms. In section 5, comparision
and experimental results and Conclusions is discussed
in section 6.

In recent years, a number of different schemes have
been proposed to implement optical flow algorithms in
real-time. The basic idea behind them is to use
pipelining
and/or
parallel
processing
system
architectures to do the computation.

II. LUCAS AND KANADE ALGORITHM
The optical flow estimation consists in the
computation of the motion field that represents the pixel
displacements between successive frames, which is
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defined for each pixel as a velocity vector (u, v) as in
(1). We compute the optical flow estimation assuming
the brightness constancy, i.e., the optical flow constraint
(OFC) (1). In (1), we assume that the intensity of the
pixel in the (x, y) position in the image at time, and the
pixel (x + u, y + v) in the image of time t+1 does not
change. As commented before, this is only a valid
assumption for slow-moving objects between frames (it
depends on the distance from the object to the camera,
on the 3-D object velocity, and on the camera framerate)

where stands for the weight matrix of the pixels in
neighbourhood . And then, for the resolution of the
system of equations, we use a least squares-fitting
procedure as shown in (3)
,

4

From (4), we solve the equation, obtaining a 2-by-2
linear system defined by (6) and (5)

5
This equation is solved by linearization using the
first-order Taylor expansion and this leads to the
subsequent linear one (2)
v

0

2

6

where subscripts represent the partial derivatives in each
direction (x , y, and t). Due to the fact that from (2), we
cannot determine a unique solution, we need another
constraint to find the solution of the optical flow
estimation (only velocity vectors which are normal to
the image structure could be computed with this
equation). There are different approaches to solve this
problem. Many local methods assume that the flow is
constant in the same local neighbourhood. Thus, we
compute the motion estimation for a pixel focusing only
on its neighbourhood and ignoring the rest and it is
supported because close pixels are very likely to
correspond to the same objects and, therefore, similar
velocity vector values can be expected. This approach
was firstly proposed by L&K [2]. In addition, other local
approaches impose that not only luminance values
remain constant but also image derivatives (see for
instance second or higher order gradient methods [4]). A
different approach consists in solving an optimization
problem minimizing a global function depending on the
OFC (1) and other constraints. This is the approach
originally proposed by Horn & Schunk [10] and is
shown in next section.
The L&K approach is one of the most accurate,
computationally efficient, and widely used methods for
the optical flow computation. It is a local method and it
solves the previous equation by assuming that the flow
is constant in the same local neighbourhood. This is the
model which we have selected for our implementation.
To solve the previous OFC (2), we estimate the
optical flow as the value which minimizes the energy
function building an over-constrained equation system
as in (3)
1
,
3
2

Barron computes the confidence of the
estimation using the minimum of the eigen values of
Matrix (5).The previous analysis requires that only a
small displacement is presented in the scene in order for
the first order Taylor expansion approximation to be
valid. Therefore, the main disadvantage of the L&K
algorithm is the accuracy for the estimations of large
displacements, which is not possible with the previous
schemes (in fact, there are some few exceptions but they
are not practical for real-world scenarios). For the
resolution of the problem, we can adopt one of the
following strategies: 1) increasing the frame rate of the
sequence to decrease the motion range (it depends on
the capture device or the available sequences and is not
always possible) or 2) implementing a hierarchical
approach. The second approach consists in a multi-scale
implementation that computes the optical flow velocity
components for each different resolution input
simulating the use of filters of different sizes for a better
tuning of the different range displacements.
III. HORN AND SCHUNCK’S ALGORITHM
For the OF estimation, the Horn and Schunck's
algorithm is one of the most used due to its simplicity
and efficiency, which justifies and motivates the study
reported in this work.
The constraint equation (2) alone is not sufficient
to compute the vector field. Horn and Schunck observe
that neighbouring points of a moving object have similar
velocities: it is, then, possible to assume that the optic
flow field is smooth. By adding the smoothness
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constraint they develop an algorithm for computing
optic flow.

IV. Multi-Scale Implementation
In this paper, the problem of the limited motion
working range with algorithms is solved with a coarseto-fine multi-scale implementation based on the
hierarchical model proposed by [3].

In this section an overview of the key-points of the Horn
and Schunck algorithm is given. To measure vector field
smoothness the sum of the square magnitudes of the
gradients of the optic flow velocity components is
proposed by Horn and Schunck. The following global
optimization problem is then resulting: compute the
vector field ( u , v ), for which it is minimum

The first stage is the image pyramid computation of
the input frames, using a variable number of scales
which mainly depends on the size of the sequence and
on the range of the displacements.

v

Then, the computation is performed in the coarseto-fine scheme where motion computed at coarse scales
is used as a seed that is refined at the next pyramid
levels as described in the next paragraphs.

(7)
where the double integral extends to the whole image.

After the pyramid image construction, the next
stage is the motion estimation. A pair of estimations is
obtained for the and velocity components ( u, v ) for the
current scale. At this point of the algorithm, the scale is
the coarsest one.

The solution for this problem can be found, based on
variational principles, by solving the differential
equations:

8

The next step is the over-sampling of the velocity
estimation to the resolution of the subsequent scale and
which is also multiplied by 2 (the sub-sampling factor in
order to increase one octave).

A convenient numerical approximation for the laplacian
operator takes the form:

Then, the warping process is performed. It consists
in warping the input frames with the estimations
calculated in the previous steps to move each pixel to
the previously estimated position.

9
where the mean values
mask

and

are computed with the

1/12 1/6 1/12
1/6
0
1/6
1/12 1/6 1/12

In such a way, we address a “motion
compensation”, reduce the range of the highest
displacements, and keep local motion in the filter tuning
range. The number of frames and the order of each one
decide the warping of their pixels.

(10)

In this way a solution can be found by an iterative
procedure (10), yielding to the formula:

I
I

11

By an accurate analysis of equation (11) it is evident
which is the origin of the over smoothing effect
exhibited by the algorithm. At each step, in fact, the
vector field is refined based on a low pass version of the
estimate obtained at the previous step. In this way, while
the number of iterations increases, the field continues to
enforce its global smoothness.

Fig. 1. Scheme of the multi-scale optical flow algorithm. Main
stages: oversampling from the previous motion estimation,
warping with the new frames, new estimation computation,
and merging between the two computed estimations. This is
carried out by iterating from the coarsest to the finest scale.
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method due to its simplicity and efficiency. A method
was developed for computing optical flow from a
sequence of images . It is based on the observation that
the flow velocity has two components and that the basic
equation for the rate of change of image brightness
provides only one constraint. Smoothness of' the flow
was introduced as a second constraint. An iterative
method for solving the resulting equation was developed
in both Lucas & Kanade and Horn & Schunck’s
algorithms. One of the main objectives which we
achieved is the real-time optical flow computation
capable of dealing with large displacements.

In our case, we use three frames and thus, the pixels
of the first and the last frames are warped (with different
signs) to reduce the range of displacements with respect
to the second (central) frame. Furthermore, for this subpixel warping, we implement a 2-by-2 bilinear
interpolation to produce smoothed images, which is
required for the accurate computation of the image
derivatives. The new warped frames are the input frames
for the optical flow computation in the next stage,
achieving a new velocity estimation (u , v) .
The next stage performs the merging of the first
optical flow estimation and the last one. At this point,
the algorithm iterates from the over-sampling of the
velocity estimation to the merging stage. The number of
iterations is defined by the number of scales set with the
input parameters. The algorithm is described by the flow
diagram in Fig.1.

As future works, we are trying to implement both
algorithms in an field programmable gate arrays (FPGA)
device. We are going to use the hardware resource
Xilinx Virtex5 XC5vlx50t device to improve the
accuracy result while maintaining the density results.
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Abstract - A steganographic method of embedding textual information in an audio file is presented in this paper. In the proposed
technique, first the audio file is sampled and then an appropriate bit of each alternate sample is altered to embed the textual
information. As a steganographic approach the perceptual quality of the host audio signal was not to be degraded.
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I.

II. ASSUMPTIO N AND SCOPE

INTRODUCTION

Steganography is an art of sending hidden data
or secret messages over a public channel so that a
third party cannot detect the presence of the secret
messages.The goal of steganography is different from
classical encryption, which seeks to conceal the
content of secret messages; steganography is about
hiding the very existence of the secret messages.
Modern steganography is generally understood to deal
with electronic media rather than physical objects.
There have been numerous proposals for protocols to
hide data in channels containing pictures [1, 2, 3],
video [3, 4], audio [1, 3] and even typeset text [1, 3].
This makes sense for a number of reasons. First of all,
because the size of the information is generally quite
small compared to the size of the data in which it must
be hidden (the cover text), electronic media is much
easier to manipulate in order to hide data and
extract messages. Secondly, extraction itself can be
automated when the data is electronic, since computers
can efficiently manipulate the data and execute the
algorithms necessary to retrieve the messages.
Electronic data also often includes redundant,
unnecessary and unnoticed data spaces which can be
manipulated in order to hide messages. The main goal
of this paper was to find a way so that an audio file
can be used as a host media to hide textual message
without affecting the file structure and content of the
audio file. Because degradation in the perceptual
quality of the cover object may leads to a noticeable
change in the cover object which may leads to the
failure of objective of steganography.

Modern steganography based on embedding of
secret data into electronic media like image [1, 2, 3],
audio [1, 3], video [3, 4] and text [1, 3]. For example,
to a computer, an image is an array of numbers that
represent light intensities at various pixels. A common
image size is 640×480 pixels and 256 colors (or 8
bits per pixel). Such an image could contain about 300
kilobits of data [5]. Digital images are typically stored
in either 24 bit or 8 bit files. A 24 bit image provides
the most space for hiding information. A data –
embedding technique into an audio file can be based on
frequency masking [6], temporal masking [7], bit
modification [8], LSB based method based on lifting
wavelet transform [9] etc. It has been already proved
that modification of the least significant bit creates a
minimal change in the audio file format [1]. So
while embedding text into an audio file LSB
modification creates an imperceptible change in the host
audio file.
A steganography system, in general, is expected
to
meet
three
Key
requirements,
namely,
imperceptibility of embedding, accurate recovery of
embedded information, and large payload (payload is
the bits that get delivered to the end user at the
destination)
[1].
In
a
pure
steganography
framework, the technique for embedding the message
is unknown to anyone other than the sender and the
receiver. An effective steganographic scheme should
posses the following desired characteristics [10-11]:
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Secrecy: a person should not be able to extract the
covert data from the host medium without the
knowledge of the proper secret key used in the
extracting procedure.

All these steganographic techniques deal with
a few common types of steganography procedure
depending on the variation of the host media. That
means the cover object [13] or the carrier object which
will be used to hide the secret data. Different media
like image, text, video and audio has been used as a
carrier or host media in different times [17].

Imperceptibility: the medium after being embedded
with the covert data should be indiscernible from the
original medium. One should not become suspicious of
the existence of the covert data within the medium.

Using audio file as a cover object directs
to Audio steganography. Practical audio embedding
systems face hard challenges in fulfilling all three
requirements due to the large power and dynamic
range of hearing, and the large range of audible
frequency of the [1]. The human auditory system
(HAS) perceives sounds over a range of power greater
than 10 : 1 and a range of frequencies greater
than10 : 1 . The sensitivity of the HAS to the
Additive White Gaussian Noise (AWGN) is high as
well; this noise in a sound file can be detected as low
as 70 dB below ambient level. On the other hand,
opposite to its large dynamic range, HAS contains a
fairly small differential range, i.e. loud sounds generally
tend to mask out weaker sounds [18]. Additionally,
HAS is insensitive to a constant relative phase
shift in a stationary audio signal and some spectral
distortions interprets as natural, perceptually nonannoying ones.

High capacity: the maximum length of the covert
message that can be embedded should be as long as
possible.
Resistance: the covert data should be able to survive
when the host medium has been manipulated, for
example by some lossy compression scheme [12].
Accurate extraction: the extraction of the covert data
from the medium should be accurate and reliable.
Basically, the purpose of steganography is to
provide secret communication like cryptography. But
steganography must not be confused with cryptography
[13], where one transforms the message so as to make
its meaning obscure to malicious people who intercept
it. Therefore, the definition of breaking the system is
different [14]. In cryptography, the system is broken
when the attacker can read the secret message.
Breaking a steganographic system needs the attacker
to detect that steganography has been used and he
is able to read the embedded message.

Two properties of
the HAS dominantly used in
steganographic techniques are frequency masking
[18] and temporal masking [7]. The concept using the
perceptual holes of the HAS is taken from wideband
audio coding (e.g. MPEG compression 1, layer 3,
usually called mp3) [19]. In the compression
algorithms [7], the holes are used in order to
decrease the amount of the bits needed to encode audio
signal, without causing a perceptual distortion to the
coded audio. On the other hand, in the information
hiding scenarios, masking [18] properties are used to
embed additional bits into an existing bit stream,
again without generating audible noise in the audio
sequence used for data hiding. Some of the audio
steganographic techniques are Lossless Adaptive
Digital Audio Steganography [7], LSB based Audio
Steganography [9],AudioSteganography using bit
modification [8] etc.

III. RELATED WORKS
A survey of steganographic techniques [15] reveals
that there have been several techniques for hiding
information or messages in host messages in such a
manner that the embedded data should be imperceptible.
Substitution system [15] substitutes redundant parts
of a cover with a secret message. Spread spectrum
techniques adopt ideas from spread spectrum
communication [3]. The statistical method encodes
information by changing several statistical properties
of a cover and use hypothesis testing in the
extraction process [3]. Distortion process stores
information by signal distortion and measure the
deviation from the original cover in the decoding step
[15]. The cover generation method encodes
information in the way a cover for secret
communication is created [3]. In case of hiding
information in digital sound, phase Coding [16]
embeds data by altering the phase in a predefined
manner. To a certain extent, modifications of the phase
of a signal cannot be perceived by the human auditory
system (HAS) [6].

IV. DESIGN METHODOLOGY
In the current endeavour, an audio file with “.wav”
extension has been selected as host file. It is
assumed that the least significant bits of that file
should be modified without degrading the sound
quality.
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To do that, first one needs to know the file
structure of the audio file. Like most files, WAV files
have two basic parts, the header and the data. In normal
wav files, the header is situated in the first 44 bytes of
the file. Except the first 44 bytes, the rest of the bytes
of the file are all about the data. The data is just one
giant chunk of samples that represents the whole
audio. While embedding data, one can’t deal with the
header section. That is because a minimal change in the
header section leads to a corrupted audio file.

•

Start from a suitable position of the data bytes.
(For the experiment purpose the present start byte
was the 51st byte). Edit the least significant bit
with the data that have to be embedded.

•

Take every alternate sample and change the
least significant bit to embed the whole message.

The data retrieving algorithm at the receiver’s
end follows the same logic as the embedding algorithm.
B. Algorithm (For Extracting of Data):

A program has been developed which can read the
audio file bit by bit and stores them in a different file.
The first 44 bytes should be left without any change in
them because these are the data of the header section.
Then start with the remaining data field to
modify them to embed textual information. For
example, if the word “Audio” has to be embedded
into an audio file one has to embed the binary values
of the word “Audio” into the audio data field.
Consider the following table:

•

Leave first 50 bytes.

•

Start from the 51st byte
least significant bit in a queue.

•

Sample No

ASCII Value

A

065

Corresponding
binary value
0

u

117

01110101

d

100

01100100

i

105

01101001

o

111

01101111

Convert the binary values to decimal to get
the ASCII values of the secret message.

•

From the ASCII find the secret message.

To develop this algorithm multiple bits of each
sample of the file have been changed or modified to
insert text data in it. It has also been observed the
degradation of the host audio file after modification of
the bits. The bit modification was done by various ways,
like 1, 2, 3, 4 bits were changed in turn. But after going
through all the modification it has been observed that
1 bit change in LSB gave the best result. Thus,data
can be embedded according to the following algorithm.
A. Algorithm (For Embedding of Data):
section

of

the

RESULTS

AND

An audio file named “audio.wav” has been selected
for this experiment. After checking the binary values
of each sample, first 44 samples were left without any
changes. The data embedding with LSB modification
has been started after the header section. If the data
embedding process is started from 51 sample then
the LSB value of the 51 sample should be modified.
If the binary value of the corresponding sample is
“01110100” then “1” should be modified. From
Table I it can be observed that to embed the letter
“A”, the sender has to embed the binary value
“01000001”. That is why according to the embedding
algorithm “A” should be embedded according to
Table II. According to the same way the remaining
consecutive letters of the word “Audio” is embedded in
the file “audio.wav.” Editing of the existing binary
values with the intended binary values causes a
minimal change in the audio file “audio.wav” that
remains almost imperceptible to anyone other than the
sender. When it comes to the point of data retrieving
at the receiver’s end, the retrieving algorithm has to be
followed: First, change the audio message into binary
format that has come from the source as stego-object.
Leave first 50 bytes with no change in them.

V. ALGORITHM

Leave the header
file untouched...

the

Check every alternate sample and store the
least significant bit in the previous queue with a
left shift of the previous bit.

VI. EXPERIMENTATION,
INTERPRETATION

From the table, one can come to a point that to
embed the word “Audio” into the host audio file
actually the corresponding eight bit binary values have
to be embedded into the data field of that audio file.

•

store

•

TABLE I
LETERS WITH ASCII VALUES AND
CORRESPONDING BINARY VALUES

and

audio
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TABLE II

table, it is clearly observed that after getting
01000001 in the queue it is converted into the
equivalent decimal that is 65, the ASCII of “A”. Thus
“A” is retrieved Audio.”

SAMPLES OF AUDIO FILE WITH BINARY
VALUES BEFORE AND AFTER EMBEDDING
Sample

Binary
value

Binary
values

51

Binary values of
corresponding
sample
01110100

0

01110100

53

01011110

1

01011111

55

10001011

0

10001010

57

01111011

0

01111010

59

10100010

0

10100010

61

00110010

0

00110010

63

11101110

0

11101110

65

01011100

1

01011101

VII. CONCLUSION
A method of embedding text-based data into a
host audio file using the method of bit modification has
been presented in this paper. A procedure has been
developed in which the data field is edited to embed
intended data into the audio file. To proceed with
this, the header section of the audio has been
checked perfectly because a minimal change in the
header section may leads to a corruption of whole audio
file. In this algorithm, as an experiment first 50 bytes
have been left untouched and starting from the 51st
bytes every alternate sample has been modified to
embed textual information. How the performance is
affected by changing different bit fields has not been
reported in this work. However a rough study was
made to see how the changing of a specific bit field
creates degradation in the host audio file and in which
point it leads to perceptible change in the audible
sound quality to any other third party other than the
sender or receiver. It was noticed that changing the
least significant bit of the bytes gave the best results.

Start from 51st bit, check the least significant bit,
and store it in a queue. Check every alternate sample
to collect the whole messages. Like 53 , 55 and
57
and so on. Store the least significant bits of
the alternate samples in the queue with left shift of
previous bit. Convert the binary values to decimal to
get back the ASCII from which the text can be
retrieved. The whole retrieval process can be
depicted with the following table more thoroughly:

An audio file with size 952 KB has been used.
The maximum text file size that can be embedded in
this audio file without degrading the file structure can
be traced through a survey. The main goal of this
research work was embedding of text into audio as a
case of steganography. The two primary criteria for
successful steganography are that the stego signal
resulting
from
embedding
is
perceptually
indistinguishable from the host audio signal, and the
embedded message is recovered correctly at the
receiver. In test cases the text-based data has been
successfully embedded to the audio file to visualize
in what extent the target has been achieved.
However future scope appears end less

TABLE III
EXRACTION OF DATA FROM AUDIO FILE
Sample
No
51
53
55
57
59
61
63
65

Binary values with
embedded secret
data
01110100
01011111
10001010
01111010
10100010
00110010
11101110
01011101

Bits that are
stored in the
queue
0
01
010
0100
01000
010000
0100000
01000001
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I.

1) They can generate output voltages with extremely
low distortion and lower dv dt .

INTRODUCTION

In recent years, industry has begun to demand
higher power conversion equipment, which now reaches
the megawatt level. Controlled ac drives in the
megawatt range are usually connected to the mediumvoltage network. Today, it is hard to connect a single
power semiconductor switch directly to medium voltage
grids (2.3, 3.3, 4.16, or 6.9 kV). For these reasons, a
new family of multilevel inverters has emerged as the
solution for working with higher voltage levels.

2) They draw input current with very low distortion.
3) They generate smaller common-mode (CM)
voltage, thus reducing the stress in the motor
bearings. In addition, using sophisticated
modulation methods, CM voltages can be
eliminated.
4) They can operate with a lower switching frequency.

Several topologies of multi-level inverter system
have been introduced in the recent past [1]. The main
topologies are diode clamped inverter system, flying
capacitor inverter system and Cascaded H-bridge
inverter system in order to generate a high voltage
waveform using low voltage devices. Each of these
topologies has a different mechanism for providing the
required voltage levels. But the number of main
switches of each topology is equal. Comparing with
respect to the other components, for instance, DC-link
capacitors having the same capacity per unit, diode
clamped inverter has the least number of capacitors
among the various multi-level inverter system
topologies but requires additional clamping diodes.
Flying capacitor inverters have the largest number of
capacitors required but need no clamping diode. H
bridge inverters require isolated voltage sources but
need no clamping diodes. The most attractive features of
multilevel inverters are as follows.

Commonly known modulation schemes are carrierbased pulse-width modulation (PWM) and space vector
PWM (SVM) ([2]-[7]). In this paper an attempt is made
to compare the THD performance of these two popular
control schemes for seven level CHB inverter.
II. CASCADED H-BRIDGE INVERTER
Cascaded H-bridge (CHB) multilevel inverter is one
of the popular converter topologies used in high-power
medium-voltage (MV) drives. It is composed of a
multiple units of single-phase H-bridge power cells. The
H-bridge cells are normally connected in cascade on
their ac side to achieve medium-voltage operation and
low harmonic distortion. In practice, the number of
power cells in a CHB inverter is mainly determined by
its operating voltage and manufacturing cost. A typical
configuration of a Seven-level CHB inverter is shown in
Fig. 1, where each phase leg consists of three H-bridge

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

224

Comparative Study of Multi Carrier Sine and Space Vector Modulation Techniques for Cascaded H-Bridge Inverter

cells powered by two isolated dc supplies of equal
voltage E.

Φ cr =

The number of voltage levels in a CHB inverter can
be found from

N = (2 H + 1)

(1)

B

S11'

S11
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S32

S31

E

E
S41

Figure 2 shows the principle of the phase-shifted
modulation for a seven-level CHB inverter, where six
triangular carriers are required with a 6 0 0 phase
displacement between any two adjacent carriers.

C

A

S31

E

(3)

The modulating signal is usually a three-phase
sinusoidal wave with adjustable amplitude and
frequency. The gate signals are generated by comparing
the modulating wave with the carrier waves.

Where H is the number of H-bridge cells per
phase leg. The voltage level N is always an odd
number for the CHB inverter while in other multilevel
topologies such as diode-clamped inverters; it can be
either an even or odd number.
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Fig. 2 : Phase Shifted PWM Scheme for Seven Level
CHB Inverter.
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The frequency modulation index in this example is
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m f = f cr / f m and the amplitude modulation index is

N

Λ

Λ

The CHB inverter introduced above can be
extended to any number of voltage levels. The total
number of active switches (IGBTs) used in the CHB
inverters can be calculated by

N sw = 6( N − 1)

Λ

ma = V m / V cr where f cr and f m are the frequencies of

Fig. 1 : Seven Level Cascaded H-Bridge Inverter

Λ

the carrier and modulating waves, and V mA and V cr are
the peak amplitudes of

vmA and vcr , respectively.

The device switching frequency can be calculated
(2)

by

f sw,dev = f cr = f m × m f . The frequency of the

dominant harmonic in the inverter output voltage
represents the inverter switching frequency f sw,inv . In

III. MULTI CARRIER SINE PWM TECHNIQUES
Multi Carrier Sine PWM can be categorized into
two groups: Carrier Disposition methods (CD), where
the reference waveform is sampled through a number of
carrier waveforms displaced by contiguous increments
of the reference waveform amplitude, and phase shifted
(PS) PWM methods, where multiple carriers are phase
shifted accordingly. Hybrid (H) methods are also
possible which can be considered as a combination of
the above ([2]-[5]).

general, the switching frequency of the inverter using
the phase-shifted modulation is related to the device
switching frequency by

f sw,inv = 2 Hf sw = ( N − 1) f sw,dev

(4)

B. Level Shifting PWM Techniques
Similar to the phase-shifted modulation, an N-level
CHB inverter using Level-Shifted Multicarrier
Modulation scheme requires N − 1 triangular carriers,
all having the same frequency and amplitude. The
N − 1 triangular carriers are vertically disposed such
that the bands they occupy are contiguous. The
frequency modulation index is given by m f = f cr / f m ,

A. Phase Shifted Multi Carrier Modulation
In general, a multilevel inverter with N voltage
levels requires (N – 1) triangular carriers. In the phaseshifted multicarrier modulation, all the triangular
carriers have the same frequency and the same peak-topeak amplitude, but there is a phase shift between any
two adjacent carrier waves, given by

which remains the same as that for the phase-shifted
modulation scheme whereas the amplitude modulation
index is defined as

International Conference on Electrical and Electronics Engineering, ISBN : 978-93-81693-85-8, 9th June, 2012-Tirupati

225

Comparative Study of Multi Carrier Sine and Space Vector Modulation Techniques for Cascaded H-Bridge Inverter
Λ

ma =

Vm
Λ

V cr ( N − 1)

for 0 ≤ ma ≤ 1

(5)

Λ

Where V m is the peak amplitude of the modulating
Λ

vm and V cr is the peak amplitude of each carrier

wave
wave.

Figure 3 shows three schemes for the level-shifted
multicarrier modulation: (a) in-phase disposition (IPD),
where all carriers are in phase; (b) alternative phase
opposite disposition (APOD), where all carriers are
alternatively in opposite disposition and (c) phase
opposite disposition-1 (POD-1), where all carriers above
the zero reference are in phase but in opposition with
those below the zero reference (d) phase opposition
disposition -2 (POD-2), where two adjacent carrier
waves as a couple has the opposite phase compared with
the proximal couples.

d) Phase Opposition Disposition-2 (POD-2)
Fig. 3 level Shifted Multi Carrier PWM Schemes
for Seven Level CHB Inverter
In general, the switching frequency of the inverter
using the level-shifted modulation is equal to the carrier
frequency, that is,

f sw,inv = f cr

(6)

From which the average device switching frequency is

f sw,dev =

f cr
N −1

(7)

C. Hybrid Techniques
Hybrid technique combines the features of PS and
CD methods. There are four Hybrid Techniques in the
literature
1) H1 Method
The method proposed cuts an equicrural triangular
signal into 2N parts of equal height, and shifts them

a) In-Phase Disposition (IPD)

successively by

π

N

radian, then compares them with

the sinusoidal modulating signal, and gets 2N pulse
signals as the fire signals of the N power modules.
2) H2 Method
The scheme proposed adopts two principal carrier
signals to modulate the sinusoidal signal. The two major
signals with the same amplitude and phase are
symmetrically laid above and below the horizontal axis.

b) Alternate Phase Opposition Disposition (APOD)

By successively shifting their phase by

2π

N

, the other

2( N − 1) carrier signals are obtained. The two signals
with same phase separately control the left and right
arms of a power module.
3) H3 Method

c)

It is similar to the H2-PWM. The only difference is
the two principal signals have the opposite phase. The
carrier waves of H3-PWM also can be equivalent to the

Phase Opposition Disposition-1 (POD-1)
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ones of PS-PWM. The equal carrier ratio is one half of
the actual ratio.

IV. SPACE VECTOR MODULATION
Among all the switching algorithms proposed in the
literature for multilevel converters, space vector
modulation (SVM) seems most promising since it offers
a great flexibility in optimizing switching pattern design
and it is also well suited for digital implementation. The
space vector modulation for more than three-level
inverters is very complex due to the high number of
space vectors and redundant switching states. The total
number of switching states ( N s ) for general N level

4) H4 Method
Two opposite carrier signals are used to control
separately the left and right arms of an H bridge, while
the other ( N − 1) couples of signals lay below the
principal ones along the vertical axis, keeping the same
phase. The carrier waves can also equate to the ones of
PS-PWM, and the equal carrier ratio is

1
times of the
N

inverter is

actual ratio, so the harmonic orders of output voltage are
2 fcr and side frequency orders nearby

N s = N p where p is number of phases.

The actual number of voltage space vectors called active
voltage vectors given by NV = N − ( N − 1) and the
remaining switching states are redundant switching
states.
3

3

In this Paper a general space vector algorithm is
proposed ([6]-[7]), which has unique features. As space
vector in m-n axis is decomposed in integer scale, which
makes an angle of π 3 , it is easy to find out coordinates
of any space vectors. The unique features of the
proposed algorithm are:

.
a) H1 Method

• The algorithm is very simple, effective and easy to
implement. The location of the reference voltage
vector and the dwell times of the space vectors can
be calculated very easily.
• For a particular reference voltage it is easy to
determine all the redundant switching states and
automatically determine the status of switching states
whether it is large, small or medium.
• More interesting is that to obtain minimum
harmonics distortion proper switching pattern
selection is very important. The proposed algorithm
automatically generates that pattern which need not
require any look-up table, hence minimizing the
memory requirement.
• The proposed algorithm is general and can be used in
any high-level cascaded H-bridge inverters with least
modifications.

b) H2 Method

A. Pre-Treatment of the Basic Vectors
c)

H3 Method

A typical seven-level cascaded H-bridge inverter is
shown in Fig.1, where a separate dc power supply is
used for each H- Bridge. Its corresponding space voltage
vector diagram is illustrated in Fig.5, in which the
vectors for the 3, 5, and 7- level inverters are also
illustrated. For the 7-level inverter, there are 216 small
triangles and the vertex of each triangle represents a
space vector. The hexagonal vectors can be divided into
six major triangular sectors (I to VI). Only the first
sector of the coordinate is used because the vectors
located in the other sectors can be transformed to first

d) H4 Method
Fig. 4 : Hybrid Multi carrier PWM Schemes for Seven
level CHB Inverter
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sector by clockwise rotating by an angle of

Vrm = 2.6 & Vrn = 1.85. Assuming
m = int(2.6) = 2 and n = int(1.85) = 1

k * pi / 3 ,

Say

k =(1,2,3,4,5 for sector 2 to 6). As all the sectors are
identical, only details of sector 1 is given in Fig.5.
Usually, a ( M + 1) − level inverter is discussed here as
shown in Fig.5. By decomposing

Vref into m and n axis

it is easy to obtain the m and n axis component of
as

These m and n are defined by vector (m, n) in m-n
axis. If Vrm + Vrn ≤ (m + n + 1) then Vref is located in
the left bottom triangle DEF, otherwise the triangle
EFG.

Vref

Vrm and Vrn as given next:

Vrm = (2 × M × Vref 3Vdc ) sin(π 3 − θ )

(8)

Vrn = (2 × M × Vref / 3Vdc ) sin(θ )

(9)

Where

θ

is speed of rotating reference vector.

Fig. 6 : Decomposition of Reference voltage in m-n axis
2) Dwelling Time Calculations
The dwelling time calculation for each switching
state is very simple and generalized. Suppose at any
instant the Vref located in the Triangle GEF shown in
Fig.6. The corresponding three nearest space vector are
(m1 , n1 ),(m2 , n2 )and (m3 , n3 ) . According to voltagetime balance equation it can be solve three dwelling
time T1 , T2 and T3 as follows:

Fig. 5 : Voltage vectors of 3,5 and 7 − level voltage
source inverters
B. Proposed Algorithm

m1 × T1 + m2 × T2 + m3 × T3 = Vrm × Tpwm

(11)

1) Determination of Location of Reference Vector

n1 × T1 + n2 × T2 + n3 × T3 = Vrn × Tpwm

(12)

As the number of levels is increased, the number of
triangle increases in this way:

T1 + T2 + T3 = Tpwm

(13)

NT = 6( N − 1) 2

Where Tpwm is the PWM time period.

(10)

For example a 7 − level inverter, total number of
triangle is 216, but the selection of triangle by the
proposed method is very simple and generalized. Any
space vector located in any sector and in any triangle
can be calculated easily from θ and the value Vrm and

The method demonstrated how simple it is to
determine the triangle that reference voltage falls in and
to calculate the dwell times and It is easy to judge
whether SVPWM is in over modulation region or not,
simply by checking the following inequality:

Vrn explained below. Assuming Vref and θ should be

If

(Vrm + Vrn ) > N it becomes over modulation.

such that it lies in the rectangular area specified by
DEFG shown in Fig. 6. After calculating Vrm and Vrn

A useful method to handle this situation is to
multiply the original vector say Vrm and Vrn by a factor

, calculate the lower rounded integer value (m and n) as
shown below:

M (Vrm + Vrn ) and the consequent steps are same as
discussed.
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N sw = N − (m + n)

3) General Relation between Space Vector and
Switching States

These equations are the general expression of
switching states and can be applied to any cascaded
multi-level inverter upto seven levels.

In the Multi level inverters, a space voltage vector
can be represented by more than one switching state.
For instance, space vector (1,1) in Fig. 7 has five
redundant
switching
states
composed
[−1, −2, −3],[0, −1, −2],[1, 0, −1],[2,1, 0]
and

C. Selection of Switching States
In the multi level inverter, the redundant switching
states state increases with the voltage level. For
example, the 5, 7,9 -level inverters have redundant

[3, 2,1], all of which produce an output voltage with
the same magnitude and phase angle. With the increase
in the voltage levels, there exist more redundant
switching states. It is desirable to find a general
expression which describes the relationship between
space vectors and their corresponding switching states
for any cascaded H-Bridge multi level inverter.

states of 4, 6,8 respectively for zero voltage vectors. In
the diode clamped multi level inverters, the redundant
switching states can be utilized to balance the voltage
capacitors in the dc link. The cascaded H-Bridge
inverter inherently does not have this problem; the
redundancy is employed to minimize the voltage
harmonic distortion only.

0

Space vectors in a 60 coordinate system shown in
Fig. 7 can be generally expressed by ( m, n) ,

1) Determinations of
Switching States

m = 1, 2,....., 2 p, and n = 1, 2,......., 2 p ,the integer
number p is defined by p = ( N − 1) 2,

(m, n)
and its switching states for three phases [ Sa , Sb , Sc ] is
obtained by detailed study on all possible states in multi
level inverter. The results is given by

Sb = S a − m

(15)

Sc = Sb − n

(16)

Small

and

Large

Category 1: even vector- The sum of its coordinates
(m, n) is an even number;

The relationship between the space vector

(14)

Mean,

Any space vector ( m, n) in Fig. 7 can be classified
into the following two categories:

Where N is the number of phase voltage level of
the inverter, which is always an odd number for
cascaded H-Bridge inverter.

Sa = − p, − p + 1, − p + 2,...., p

(17)

Sam = (m + n) / 2

(18)

Sbm = (n − m) / 2

(19)

Scm = −(m + n) / 2

(20)

Where

Sam , Sbm and Scm are mean switching states

for A, B, and C phases.
Category 2: odd vector- the sum of its coordinates (m
and n) is an odd number.
Case 1: If m is odd and n is even it should be large state,
can be expressed as

Sal = (m + n + 1) / 2

(21)

Sbl = (n − m + 1) / 2

(22)

Scl = −(m + n − 1) / 2

(23)

Case 2: If m is even and n is odd it should be a small
states expressed as:
Fig. 7 : Graphical Representation of proposed Algorithm
For a given space vector ( m, n) the number of
switching states can be obtained by

Sas = (m + n − 1) / 2

(24)

Sbs = (n − m + 1) / 2

(25)

Scs = −(m + n + 1) / 2

(26)
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2) Selection of Switching States
To minimize the voltage harmonic distortion the
arrangement of switching states is as follows:
According to the value of three nearest space vector

(m1 , n1 ) , (m2 , n2 ) and (m3 , n3 ) of a triangle, the
corresponding switching states are automatically
selected from large number of redundant state, which is
extremely easy and simple and easy to implement and
also gives excellent harmonic performance. Simulations
results shown later illustrate the inverter phase voltage
as well as line voltage which is obviously contain much
less harmonics compared to other existing multi-level
techniques.
3) Switching Sequence Design
Fig. 8 : Switching pattern for reference voltage vector

The switching sequence design has to meet a
number of requirements such as:
•

Minimize the number of switching per
sampling period,

•

One voltage level change per commutation of
switching devices, and

V

Vref

located in the triangle DEF and triangle EFG EFG

V. SIMULATION RESULTS

Adoption of the above mentioned method. For
example when the reference vector lies in triangles T1

T2 of a particular area DEGF, shown in Fig 6,
switching sequence for T1 and T2 are given in Fig 8
where D, E , F , G are the vertexes (space vectors) of
the triangle DEF and EFG .
and

Table 1. Relationship between switching states in
various sectors
Switching States of Phase A,B and C
Sector
S
S

Fig. 9 : Multi Carrier Sine PWM Scheme Output
Voltage waveforms for Seven Level CHB Inverter

a

b

Sc

I

Sa

Sb

Sc

II

− Sb

− Sc

− Sa

III

Sc

Sa

Sb

IV

− Sa

− Sb

− Sc

V

Sb

Sc

Sa

VI

− Sc

− Sa

− Sb

The number in each column in Fig 6(a) represents
the switching states of a given space vector at F, D and
E point and TF , TD and TE are the dwelling time of

Fig. 10 : Space Vector PWM Output Voltage waveforms
for seven level CHB Inverter

those point respectively for three-phases.
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VI. CONCLUSIONS
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In Multi Carrier Sine PWM Techniques for Cascaded
Multi Level Inverters PS-PWM, APOD PWM has good
performance among all the PWM Techniques., and from
simulation results H1 Method is having good D.C
utilization but the disadvantage of this method is that
output voltage contains harmonics of all frequencies.
IPD-PWM and H2 Method have similar THD
performance and these two methods have good line to
line Performance. The line THD of Multi Carrier Sine
PWM and Space Vector are comparable. The Space
Vector Modulation Technique is satisfactory line
voltage THD performance and digital implementation is
also very easy.
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Table 2 THD Comparison of Multi Carrier PWM

( f sw,dev = 500)

& Space vector Modulation ( Fc

= 600)

for Seven Level CHB Inverter

PWM
Scheme

Line
Voltage
THD
15.13

Even
Harmonics

PS-PWM

Phase
Voltage
THD
18.35

IPD-PWM

18.13

10.68

Yes

APOD-PWM

17.96

14.63

No

POD-1 PWM

18.05

14.95

No

POD-2 PWM

18.13

14.78

Yes

H1 Method

19.55

15.58

Yes

H2 Method

18.18

10.99

Yes

H3 Method

18

14.64

No

H4 Method

18.34

15.12

No

Space Vector
Modulation

31.22

12.07

No

No
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